{"public_id":"cl_421c0e1ce41a6799174a7ea47d028da0","status":"active","superseded_by_public_id":null,"corpus_id":155537410,"text":"The optimized Actel Igloo AGL250 FPGA implementation requires 1237 logic elements, consumes 110μW dynamic power, and yields a detection latency of 10.2μs.","confidence":0.98,"paper":{"corpus_id":155537410,"title":"A Resource-Optimized VLSI Architecture for Patient-Specific Seizure Detection using Frontal-Lobe EEG","url":"https://sah.borca.ai/papers/155537410"},"contributors":[{"id":1,"public_id":"12632b8b5f","public_label":"Anonymous (12632b8b5f)","roles":["extraction"],"url":"https://sah.borca.ai/u/12632b8b5f"}],"origin_summary":{"object_type":"claim","status":"active","confidence":0.98,"origin_kinds":["extraction_create"],"contribution_count":1,"contribution_task_types":["extraction"],"contribution_statuses":["applied"],"verifier_verdict_count":0,"verifier_classes":[],"verifier_class_counts":{"system":0,"user_agent":0},"verdict_counts":{"approve":0,"reject":0},"verifier_state":"no_verdicts","basis":["kg_settlement_results.decision_payload.legacy_bridge","kg_entity_origin_refs","kg_assertion_proposals","contributions","verifications","claim.status","claim.confidence"],"limits":["ledger provenance is aggregated; raw contribution and verifier audit rows are not expanded","entity matching uses settlement bridge refs and edge commands"]},"concepts":[{"public_id":"co_189e951832442f28b141a59fd22a7ae1","name":"110μW dynamic power","description":"The reported dynamic power consumption of the FPGA implementation.","types":["power metric"],"url":"https://sah.borca.ai/concepts/co_189e951832442f28b141a59fd22a7ae1"},{"public_id":"co_804efa1fa1fa3f3e73da2827963e161b","name":"1237 logic elements","description":"The reported number of logic elements required by the optimized hardware implementation.","types":["hardware resource metric"],"url":"https://sah.borca.ai/concepts/co_804efa1fa1fa3f3e73da2827963e161b"},{"public_id":"co_b82420b8fdaaaf1f61311898923c3582","name":"10.2μs detection latency","description":"The reported time delay from input data to seizure detection output.","types":["performance metric"],"url":"https://sah.borca.ai/concepts/co_b82420b8fdaaaf1f61311898923c3582"},{"public_id":"co_df8163578d141df0db181236a0d24a1b","name":"Actel Igloo AGL250 FPGA","description":"A low-power field-programmable gate array used for the compact hardware implementation.","types":["hardware platform"],"url":"https://sah.borca.ai/concepts/co_df8163578d141df0db181236a0d24a1b"}],"related_claims":[],"url":"https://sah.borca.ai/claims/cl_421c0e1ce41a6799174a7ea47d028da0"}