High security smartcards

No abstract is available for this paper.

• Publication year

  2004

• Venue

  Proceedings Design, Automation and Test in Europe Conference and Exhibition

• Publication date

  2004-02-16

• Fields of study

  Business, Engineering, Computer Science

• Identifiers
  DOI 10.1109/DATE.2004.1268853
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Proceedings Design, Automation and Test in Europe Conference and Exhibition

  2003cited by this paper
• The EM Side-Channel(s)

  2002cited by this paper
• On a new way to read data from memory

  2002cited by this paper
• Electromagnetic Analysis: Concrete Results

  2001cited by this paper
• Using Second-Order Power Analysis to Attack DPA Resistant Software

  2000cited by this paper
• Differential Fault Analysis of Secret Key Cryptosystems

  1997cited by this paper
• Tamper resistance: a cautionary note

  1996influential reference
• Timing Attacks on Implementations of Di(cid:14)e-Hellman, RSA, DSS, and Other Systems

  1996cited by this paper

• Effects of Transient Faults in Integrated Circuits

  2019cites this paper
• Secure Transaction by MIFARE Cards using NFC Technology

  2017cites this paper
• Cloud of secure elements: An infrastructure for the trust of mobile NFC services

  2014cites this paper
• Protecting IPs Against Scan-Based Side-Channel Attacks

  2012cites this paper
• High Level Model of Control Flow Attacks for Smart Card Functional Security

  2012cites this paper
• Mixed Radix Reed-Muller Expansions

  2012cites this paper
• An Algebra of Switching Networks

  2012cites this paper
• IMPACT OF SECURITY COUNTERMEASURES IN ORGANIZATIONAL INFORMATION CONVERGENCE: A THEORETICAL MODEL

  2012cites this paper
• Preventing and Mitigating Client-Side Vulnerabilities of Smart Card Based e-ID Applications

  2012cites this paper
• Mixed radix design flow for security applications

  2011influential citation
• TTP SmartCard-Based ElGamal Cryptosystem Using Threshold Scheme for Electronic Elections

  2011cites this paper
• Simplifying routine tasks using contactless smartcards

  2011cites this paper
• Building better government IT: understanding community beliefs and attitudes toward smart card technologies

  2010cites this paper
• Secure Design Flow for Asynchronous Multi-valued Logic Circuits

  2010cites this paper
• Transient-Fault Robust Systems Exploiting Quasi-Delay Insensitive Asynchronous Circuits

  2010cites this paper
• Advanced SIM Capabilities Supporting Trust-Based Applications

  2009cites this paper
• Comparing transient-fault effects on synchronous and on asynchronous circuits

  2009cites this paper
• Energy autonomous systems : future trends in devices, technology, and systems

  2009cites this paper
• Trusted secure service design : Enhancing trust with the future sim-cards

  2009cites this paper
• High-Level Side-Channel Attack Modeling and Simulation for Security-Critical Systems on Chips

  2008cites this paper
• A SECURE PROGRAMMABLE ARCHITECTURE WITH A DEDICATED TECH-MAPPING ALGORITHM : APPLICATION TO A CRYPTO-PROCESSOR

  2008cites this paper
• Securing a Health Information System with a government issued digital identification card

  2008cites this paper
• Securing Scan Control in Crypto Chips

  2007cites this paper
• Aegis: A Single-Chip Secure Processor

  2007cites this paper
• A low-cost solution for protecting IPs against scan-based side-channel attacks

  2006cites this paper
• AES-Based Security Coprocessor IC in 0.18-$muhbox m$CMOS With Resistance to Differential Power Analysis Side-Channel Attacks

  2006cites this paper
• Circuits and design techniques for secure ICs resistant to side-channel attacks

  2006cites this paper
• A cryptography core tolerant to DFA fault attacks

  2006cites this paper
• Conception d'un système embarqué sûr et sécurisé

  2006cites this paper
• A digital design flow for secure integrated circuits

  2006cites this paper
• A VLSI design flow for secure side-channel attack resistant ICs

  2005cites this paper
• Asynchronous circuits transient faults sensitivity evaluation

  2005cites this paper
• Logic soft errors in sub-65nm technologies design and CAD challenges

  2005cites this paper
• AES-based cryptographic and biometric security coprocessor IC in 0.18-/spl mu/m CMOS resistant to side-channel power analysis attacks

  2005cites this paper
• Test control for secure scan designs

  2005cites this paper
• Simulation models for side-channel information leaks

  2005cites this paper
• Design method for constant power consumption of differential logic circuits

  2005cites this paper
• The OpenEapSmartcard platform

  2005cites this paper
• A side-channel leakage free coprocessor IC in 0.18/spl mu/m CMOS for embedded AES-based cryptographic and biometric processing

  2005cites this paper
• Java cryptography on KVM and its performance and security optimization using HW/SW co-design techniques

  2004cites this paper
• Asynchronous circuits sensitivity to fault injection

  2004cites this paper