Layout Driven Re-synthesis For Low Power Consumption Lsis

No abstract is available for this paper.

• Publication year

  1997

• Venue

  Proceedings - Design Automation Conference

• Publication date

  1997-06-13

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/DAC.1997.597228
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• An exact algorithm for low power library-specific gate re-sizing

  1996cited by this paper
• Switching activity analysis using Boolean approximation method

  1995cited by this paper
• A Methodology and Algorithms for Post-Placement Delay Optimization

  1994cited by this paper
• PCUBE: A performance driven placement algorithm for low power designs

  1993cited by this paper
• Technology Decomposition and Mapping Targeting Low Power Dissipation

  1993cited by this paper
• A near optimal algorithm for technology mapping minimizing area under delay constraints

  1992cited by this paper
• Layout driven technology mapping

  1991cited by this paper

• ECO Timing Optimization Using Spare Cells and Technology Remapping

  2010cites this paper
• Semi-individual wire-length prediction with application to logic synthesis

  2006cites this paper
• Wire length prediction-based technology mapping and fanout optimization

  2005cites this paper
• Pre-layout wire length and congestion estimation

  2004cites this paper
• Local logic substitution algorithm for post-layout re-synthesis

  2003cites this paper
• Quality of EDA CAD tools: definitions, metrics and directions

  2000cites this paper
• A fast graph-based alternative wiring scheme for Boolean networks

  2000cites this paper
• Transformational placement and synthesis

  2000cites this paper