Measuring and modeling on-chip interconnect power on real hardware

No abstract is available for this paper.

• Publication year

  2016

• Venue

  IEEE International Symposium on Workload Characterization

• Publication date

  2016-09-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/IISWC.2016.7581263
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Harmonia: Balancing compute and memory power in high-performance GPUs

  2015cited by this paper
• Toggle-Aware Compression for GPUs

  2015cited by this paper
• ORION3.0: A Comprehensive NoC Router Estimation Tool

  2015cited by this paper
• XSBENCH - THE DEVELOPMENT AND VERIFICATION OF A PERFORMANCE ABSTRACTION FOR MONTE CARLO REACTOR ANALYSIS

  2014cited by this paper
• Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms

  2014cited by this paper
• Synergistic Challenges in Data-Intensive Science and Exascale Computing

  2013cited by this paper
• Enabling accurate power profiling of HPC applications on exascale systems

  2013cited by this paper
• Pannotia: Understanding irregular GPGPU graph applications

  2013cited by this paper
• LULESH 2.0 Updates and Changes

  2013cited by this paper
• Exascale Computing - A Fact or a Fiction?

  2013cited by this paper
• Quantifying the energy cost of data movement in scientific applications

  2013cited by this paper
• GPUWattch: enabling energy optimizations in GPGPUs

  2013cited by this paper
• BTL: A Framework for Measuring and Modeling Energy in Memory Hierarchies

  2012cited by this paper
• OpenCL and the 13 dwarfs: a work in progress

  2012cited by this paper
• DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling

  2012cited by this paper
• GPUs and the Future of Parallel Computing

  2011cited by this paper
• Exascale Computing Technology Challenges

  2010cited by this paper
• Decomposable and responsive power models for multicore processors using performance counters

  2010cited by this paper
• The Scalable Heterogeneous Computing (SHOC) benchmark suite

  2010cited by this paper
• Introducing the Graph 500

  2010cited by this paper
• McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures

  2009cited by this paper
• Non-uniform power access in large caches with low-swing wires

  2009cited by this paper
• CAMP: A technique to estimate per-structure power at run-time using a few simple parameters

  2009cited by this paper
• ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration

  2009cited by this paper
• Rodinia: A benchmark suite for heterogeneous computing

  2009cited by this paper
• Worldwide electricity used in data centers

  2008cited by this paper
• A systematic method for functional unit power estimation in microprocessors

  2006cited by this paper
• Power prediction for Intel XScale processors using performance monitoring unit events

  2005cited by this paper
• Power prediction for Intel XScale/spl reg/ processors using performance monitoring unit events

  2005cited by this paper
• Switching activity analysis and pre-layout activity prediction for FPGAs

  2003cited by this paper
• Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay

  2002cited by this paper
• Orion: a power-performance simulator for interconnection networks

  2002cited by this paper

• LPCR: Information-Theory-Based Low-Power Code Reordering for Serial Links in Network-on-Chip

  2025influential citation
• Implementation of High-Speed Multi-Trit Adders for Balanced and Unbalanced Ternary Logic

  2024cites this paper
• FinGraV: Methodology for Fine-Grain GPU Power Visibility and Insights

  2024cites this paper
• A Research Retrospective on AMD's Exascale Computing Journey

  2023influential citation
• TPCx-AI on NVIDIA Jetsons

  2022cites this paper
• Energy-Efficient Networks-on-Chip Architectures: Design and Run-Time Optimization

  2021cites this paper
• From integrated photonic transceivers to all-optical logic

  2021cites this paper
• Coarse-Grained Reconfigurable Architectures

  2020cites this paper
• LoCool: Fighting Hot Spots Locally for Improving System Energy Efficiency

  2020cites this paper
• Models and Techniques for Green High-Performance Computing

  2020cites this paper
• Temperature-Aware Optimization of Monolithic 3D Deep Neural Network Accelerators

  2020influential citation
• Approximate Pattern Matching for On-Chip Interconnect Traffic Prediction

  2020cites this paper
• Dynamic reconfiguration frameworks for high-performance reliable real-time reconfigurable computing

  2019cites this paper
• Understanding the Future of Energy Efficiency in Multi-Module GPUs

  2019cites this paper
• Opportunistic Computing in GPU Architectures

  2019cites this paper
• Quantifying Data Locality in Dynamic Parallelism in GPUs

  2019cites this paper
• Understanding Energy Efficiency in IoT App Executions

  2019cites this paper
• Buried Heterostructure Photonic Crystal Lasers

  2019influential citation
• Quantifying Data Locality in Dynamic Parallelism in GPUs

  2018cites this paper
• BVF: Enabling Significant On-Chip Power Savings via Bit-Value-Favor for Throughput Processors

  2017cites this paper
• LP-Based Power Grid Enhancement Methodology

  2017cites this paper
• DEMM: A Dynamic Energy-Saving Mechanism for Multicore Memories

  2017cites this paper
• Design and Analysis of an APU for Exascale Computing

  2017cites this paper
• Controlled Kernel Launch for Dynamic Parallelism in GPUs

  2017cites this paper
• Data Movement Aware Computation Partitioning

  2017cites this paper