Shielding non-trusted IPs in SoCs

No abstract is available for this paper.

• Publication year

  2017

• Venue

  International Conference on Field-Programmable Logic and Applications

• Publication date

  2017-09-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.23919/FPL.2017.8056848
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Security Checkers: Detecting processor malicious inclusions at runtime

  2011cited by this paper
• Automata-based assertion-checker synthesis of PSL properties

  2008cited by this paper
• Assume-Guarantee Verification for Interface Automata

  2008cited by this paper
• Efficient Automata-Based Assertion-Checker Synthesis of SEREs for Hardware Emulation

  2007cited by this paper
• PSL: Beyond Hardware Verification

  2007cited by this paper
• Optimizations for LTL Synthesis

  2006cited by this paper
• Interface automata

  2001influential reference
• Efficient Büchi Automata from LTL Formulae

  2000cited by this paper
• On the synthesis of a reactive module

  1989cited by this paper

• Multi-Tenant Cloud FPGA: A Survey on Security, Trust, and Privacy

  2025cites this paper
• A Tenant Side Compilation Solution for Cloud FPGA Deployment

  2023cites this paper
• Multi-Tenant Cloud FPGA: A Survey on Security

  2022cites this paper
• TrustToken, a Trusted SoC solution for Non-Trusted Intellectual Property (IP)s

  2022cites this paper
• MeXT-SE: A Design Tool to Transparently Generate Secure MPSoC

  2020cites this paper
• Inheriting Software Security Policies within Hardware IP Components

  2018cites this paper
• Maintaining trusted platform in a cyber-contested environment

  2018cites this paper
• Secure Hardware Kernels Execution in CPU+FPGA Heterogeneous Cloud

  2018cites this paper