A concurrent testing method for NoC switches

No abstract is available for this paper.

• Publication year

  2006

• Venue

  Proceedings of the Design Automation & Test in Europe Conference

• Publication date

  2006-03-06

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/DATE.2006.244018
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• On-chip network based embedded core testing

  2004cited by this paper
• Indirect test architecture for SoC testing

  2004cited by this paper
• /spl times/pipesCompiler: a tool for instantiating application specific networks on chip

  2004cited by this paper
• Reusing an on-chip network for the test of core-based systems

  2004cited by this paper
• 2003 technology roadmap for semiconductors

  2004cited by this paper
• Xpipes: a network-on-chip architecture for gigascale systems-on-chip

  2004influential reference
• System level power modeling and simulation of high-end industrial network-on-chip

  2004cited by this paper
• Power-aware noc reuse on the testing of core-based systems

  2003cited by this paper
• Design and optimization of multi-level TAM architectures for hierarchical SOCs

  2003cited by this paper
• The impact of NoC reuse on the testing of core-based systems

  2003cited by this paper
• Bringing communication networks on a chip: test and verification implications

  2003cited by this paper
• Test planning and design space exploration in a core-based environment

  2002cited by this paper
• Structural Fault Testing of Embedded Cores Using Pipelining

  1999cited by this paper
• A low overhead design for testability and test generation technique for core-based systems

  1997cited by this paper
• Test requirements for embedded core-based systems and IEEE P1500

  1997cited by this paper
• On the generation of test patterns for combinational circuits

  1993cited by this paper
• Reverse path forwarding of broadcast packets

  1978cited by this paper

• MBIST-HSIO Concurrent Testing Strategies and Test Challenges

  2023cites this paper
• Micro-Architectural support for High Availability of NoC-based MP-SoC

  2019cites this paper
• Customized High Performance and Energy Efficient Communication Networks for AI Chips

  2019cites this paper
• Performance-aware test-time optimization schemes for analysis of logic level faults in channels of on-chip networks

  2018cites this paper
• A Novel HW/SW Based NoC Router Self-Testing Methodology

  2016cites this paper
• Resilient On-Chip Memory Design in the Nano Era

  2015cites this paper
• Self-diagnosis in Network-on-Chips

  2015cites this paper
• Fault-Tolerant 3D-NoC Architecture and Design: Recent Advances and Challenges

  2015cites this paper
• Formal and Informal Modeling of Fault Tolerant Noc Architectures

  2015cites this paper
• Fault-tolerant self-organized mechanism for networked reconfigurable MPSoC

  2014cites this paper
• A GALS Router for Asynchronous Network-on-Chip

  2014cites this paper
• Bio-Inspired Online Fault Detection in NoC Interconnect

  2014cites this paper
• Formal specification and verification of wireless networked self-organized Systems on Chip

  2014cites this paper
• On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures

  2014cites this paper
• The Co-Design of Test Structure and Test Data Transfer Mode for 2D-Mesh NoC

  2013cites this paper
• TeMNOT: A test methodology for the non-intrusive online testing of FPGA with hardwired network on chip

  2013cites this paper
• A novel test strategy and fault-tolerant routing algorithm for NoC routers

  2013cites this paper
• Self-organized reliability suitable for Wireless Networked MPSoC

  2013influential citation
• Ultra-low latency NoC testing via pseudo-random test pattern compaction

  2012cites this paper
• A Reliable Routing Architecture and Algorithm for NoCs

  2012cites this paper
• Cooperative Built-in Self-Testing and Self-Diagnosis of NoC Bisynchronous Channels

  2012cites this paper
• Correct Communication in Multi-core Processors

  2012cites this paper
• Testing and Logic Optimization Techniques for Systems on Chip

  2012cites this paper
• Field Programmable Gate Arrays with Hardwired Networks on Chip

  2012cites this paper
• DRAIN: Distributed Recovery Architecture for Inaccessible Nodes in multi-core chips

  2011cites this paper
• BIST for network on chip communication infrastructure based on combination of extended IEEE 1149.1 and IEEE 1500 standards

  2011cites this paper
• Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture

  2011cites this paper
• A scalable built-in self-recovery (BISR) VLSI architecture and design methodology for 2D-mesh based on-chip networks

  2011influential citation
• ReliNoC: A reliable network for priority-based on-chip communication

  2011cites this paper
• Functional Test of Mesh-Based NoCs with Deterministic Routing: Integrating the Test of Interconnects and Routers

  2011cites this paper
• A method for efficient NoC test scheduling using deterministic routing

  2010cites this paper
• EFFICIENT TECHNIQUES FOR TESTING NETWORKS ON CHIPS

  2010cites this paper
• Design-for-test approach of an asynchronous network-on-chip architecture and its associated test pattern generation and application

  2009cites this paper
• A Scalable built-in self-test/self-diagnosis architecture for 2D-mesh based chip multiprocessor systems

  2009cites this paper
• Offline Test and Diagnosis of Network-on-Chips

  2009cites this paper
• MSc THESIS On-line Testing of Routers in Networks-on-Chips

  2009cites this paper
• Fault-tolerant router with built-in self-test/self-diagnosis and fault-isolation circuits for 2D-mesh based chip multiprocessor systems

  2009cites this paper
• On-line testing of routers in networks-on-chip

  2008influential citation
• Online Network-on-Chip Switch Fault Detection and Diagnosis Using Functional Switch Faults

  2008cites this paper
• An NoC Test Strategy Based on Flooding with Power, Test Time and Coverage Considerations

  2008cites this paper
• A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application

  2008cites this paper
• Méthode de Test et Conception en Vue du Test pour les Réseaux sur Puce Asynchrones : Application au Réseau ANOC

  2008cites this paper
• Using the Inter- and Intra-Switch Regularity in NoC Switch Testing

  2007cites this paper
• Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Model

  2007cites this paper
• An HDL-Based Platform for High Level NoC Switch Testing

  2007cites this paper
• An Exhaustive Test Strategy Based on Flooding Routing for NoC Switch Testing

  2007cites this paper
• Test Configurations for Diagnosing Faulty Links in NoC Switches

  2007cites this paper
• Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism

  2007cites this paper
• 2009 2nd International Conference on Power Electronics and Intelligent Transportation System the New Test Wrapper Design for Core Testing in Packet-switched Micro-network on Chip

  year unknowncites this paper
• Project Title: " Nanoscale Silicon-aware Network-on-chip Design Platform " Seventh Framework Programme Funding Scheme: Collaborative Project Theme Ict-2009.3.2 Design of Semiconductor Components and Electronic Based Miniaturised Systems D 1.4 Definition of a System-level Testing and Diagnosis Strate

  year unknowncites this paper
• Project Title: " Nanoscale Silicon-aware Network-on-chip Design Platform " Seventh Framework Programme Funding Scheme: Collaborative Project Theme Ict-2009.3.2 Design of Semiconductor Components and Electronic Based Miniaturised Systems D 1.4 Definition of a System-level Testing and Diagnosis Strate

  year unknowncites this paper