A new network processor architecture for high-speed communications

No abstract is available for this paper.

• Publication year

  1999

• Venue

  1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)

• Publication date

  1999-10-20

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/SIPS.1999.822361
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Low-power design of 8-b embedded CoolRisc microcontroller cores

  1997cited by this paper
• ARM System Architecture

  1996cited by this paper
• A 16-Mbit/s adapter chip for the IBM token-ring local area network

  1989cited by this paper

• Mobius: Packet Re-processing Hardware Architecture for Rich Policy Handling on a Network Processor

  2020cites this paper
• Outsmarting smart cards

  2013cites this paper
• VHDL Implementation of 8-Bit ALU

  2012cites this paper
• Controller for Network Interface Card on FPGA

  2012cites this paper
• WCET-Aware Assembly Level Optimizations

  2011cites this paper
• C Compilers for ASIPs

  2010cites this paper
• Application-driven Development of Flexible Packet-oriented Communication Interfaces

  2010cites this paper
• Retargetable code generation based on an architecture description language

  2009cites this paper
• Embedded DSP Processor Design: Application Specific Instruction Set Processors

  2008cites this paper
• An Accurate Multi-processing Simulator Based on ADL

  2008cites this paper
• Network Processor Architecture for Next Generation Packet Format

  2008cites this paper
• Design for DSP Functional Acceleration

  2008cites this paper
• Advances in Register Allocation Techniques

  2007cites this paper
• AM-Trie: An OC-192 Parallel Multidimensional Packet Classification Algorithm

  2006cites this paper
• An Interprocedural Code Optimization Technique for Network Processors Using Hardware Multi-Threading Support

  2006cites this paper
• Realization of an 8-bit High Performance Network Microcontroller

  2006cites this paper
• C Compiler Retargeting Based on Instruction Semantics Models

  2005cites this paper
• Towards a flexible network processor interface for rapidIO, hypertransport, and PCI-Express

  2005cites this paper
• Enhancing Embedded Processors with Specific Instruction Set Extensions for Network Applications

  2005cites this paper
• Network Processor specific Multithreading tradeoffs

  2005cites this paper
• An Economic and Cultural Commentary

  2005cites this paper
• A class-based rate limiting method applicable to the network processor

  2005cites this paper
• Developing an IP-DSLAM Benchmark for Network Processor Units

  2004cites this paper
• Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting

  2004cites this paper
• A novel approach for flexible and consistent ADL-driven ASIP design

  2004cites this paper
• C compiler aided design of application specific instruction set processors using the machine description language LISA

  2004cites this paper
• Bit memory instructions for a general CPU

  2004cites this paper
• A methodology and tool suite for C compiler generation from ADL processor models

  2004cites this paper
• Multi-thread Scheduling for the Network Processor

  2004cites this paper
• Network processors for access network (NP4AN): trends and challenges

  2004cites this paper
• The New C Standard An Economic and Cultural Commentary

  2004cites this paper
• Speculative Subword Register Allocation in Embedded Processors

  2004cites this paper
• Hardware for Speech and Audio Coding

  2004cites this paper
• Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express

  2004cites this paper
• Compiler-in-loop Architecture Exploration for Efficient Application Specific Embedded Processor Design

  2004cites this paper
• Code optimizations for a VLIW‐style network processing unit

  2004cites this paper
• Evaluation of the content-based packet scheduling policies on the multithreaded multiprocessor network system

  2004cites this paper
• An Investigation of Forwarding in the MPLS support for Differentiated Services.

  2003cites this paper
• Simple offset assignment in presence of subword data

  2003cites this paper
• Bitwidth aware global register allocation

  2003cites this paper
• Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models

  2003cites this paper
• Software and Compilers for Embedded Systems

  2003cites this paper
• A distributed and scalable architecture for packet processing

  2003cites this paper
• Analysis and Research on Network Processor

  2003cites this paper
• Compiler Backend Optimizations for Network Processors with Bit Packet Addressing

  2003cites this paper
• Instruction encoding synthesis for architecture exploration using hierarchical processor models

  2003cites this paper
• Compiler Design for a Network Processor

  2002cites this paper
• A trace driven study of packet level parallelism

  2002cites this paper
• Experience with a retargetable compiler for a commercial network processor

  2002cites this paper
• A Representation for Bit Section Based Analysis and Optimization

  2002cites this paper
• Design and Evaluation of a Network Processor Accelerator f or Layer Seven Applications

  2002cites this paper
• Bit section instruction set extension of ARM for embedded applications

  2002cites this paper
• A flexible accelerator for Layer 7 networking applications

  2002cites this paper
• C compiler design for a network processor

  2001cites this paper
• C Compiler Design for an Industrial Network Processor

  2001cites this paper
• Hardware Architecture for Protocol Processing

  2001cites this paper
• Algorithm architecture trade offs in network processor design

  2001cites this paper
• Network processors : Guiding design through analysis

  year unknowncites this paper
• Advanced Code Generation for Network Processors with Bit Packet Addressing

  year unknowncites this paper
• A Fast Simulator and Debugger for a Network Processor

  year unknowncites this paper