Scientific Application Acceleration with Reconfigurable Functional Units

No abstract is available for this paper.

• Publication year

  2007

• Venue

  IEEE Symposium on Field-Programmable Custom Computing Machines

• Publication date

  2007-04-23

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/FCCM.2007.14
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Performance/Energy Optimization of DSP Transforms on the XScale Processor

  2007cited by this paper
• Scientific applications vs. SPEC-FP: a comparison of program behavior

  2006cited by this paper
• Fast and accurate resource estimation of automatically generated custom DFT IP cores

  2006cited by this paper
• A Scalable Embedded JPEG2000 Architecture

  2005cited by this paper
• Algorithmic aspects of hardware/software partitioning

  2005cited by this paper
• S5: the architecture and development flow of a software configurable processor

  2005cited by this paper
• Image Processing Application Development: From Rapid Prototyping to SW/HW Co-simulation and Automated Code Generation

  2005cited by this paper
• Formal loop merging for signal transforms

  2005cited by this paper
• An architecture framework for transparent instruction set customization in embedded processors

  2005cited by this paper
• Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth

  2004cited by this paper
• TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP

  2004cited by this paper
• WaveScalar

  2003cited by this paper
• The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

  2002cited by this paper
• Rewriting

  2001cited by this paper
• Exploiting FPGA-features during the emulation of a fast reactive embedded system

  1999cited by this paper
• SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design

  1998cited by this paper
• Garp: a MIPS processor with a reconfigurable coprocessor

  1997cited by this paper
• The Chimaera reconfigurable functional unit

  1997cited by this paper
• The SimpleScalar tool set, version 2.0

  1997cited by this paper
• OneChip: an FPGA processor with reconfigurable logic

  1996cited by this paper
• Sequencing Run-Time Reconfigured Hardware with Software

  1996cited by this paper
• A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem

  1994cited by this paper
• A high-performance microarchitecture with hardware-programmable functional units

  1994cited by this paper
• Interlock Collapsing ALU For Increased Instruction-level Parallelism

  1992cited by this paper
• An Architecture Of A Dataflow Single Chip Processor

  1989cited by this paper
• The Epsilon Dataflow Processor *

  1989cited by this paper
• A Graph Model for Parallel Computations Expressed in the Computation Structures Language

  1986cited by this paper
• The Manchester prototype dataflow computer

  1985cited by this paper
• DDDP-a Distributed Data Driven Processor

  1983cited by this paper
• A simple fixed-point error bound for the fast Fourier transform

  1979cited by this paper
• The architecture and system method of DDM1: A recursively structured Data Driven Machine

  1978cited by this paper
• A preliminary architecture for a basic data-flow processor

  1974cited by this paper
• A fixed-point fast Fourier transform error analysis

  1969cited by this paper
• A GRAPH MODEL FOR PARALLEL COMPUTATIONS

  1969cited by this paper
• Properties of a model for parallel computations: determinacy

  1966cited by this paper

• Fully Integrated FPGA Molecular Dynamics Simulations

  2019cites this paper
• Image Reconstruction Using Novel Two-Dimensional Fourier Transform

  2018cites this paper
• Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?

  2017cites this paper
• Asynchronous Event-Based Fourier Analysis

  2017cites this paper
• A Low Cost Structurally Optimized Design for Diverse Filter Types

  2016cites this paper
• Research Infrastructures for Hardware Accelerators

  2015cites this paper
• 3D FFT for FPGAs

  2013cites this paper
• Exploring the latency-resource trade-off for the Discrete Fourier Transform on the FPGA

  2012cites this paper
• Multidimensional DFT IP Generator for FPGA Platforms

  2011cites this paper
• Floating-point mixed-radix FFT core generation for FPGA and comparison with GPU and CPU

  2011cites this paper
• Use Object-Oriented Platform to Facilitate FPGA-Based Computing in Embedded Systems

  2009cites this paper
• FPGA Architecture for 2D Discrete Fourier Transform Based on 2D Decomposition for Large-sized Data

  2009cites this paper
• An Efficient Power-Aware Resource Scheduling Strategy in Virtualized Datacenters

  2009cites this paper
• Implementing phase unwrapping using Field Programmable Gate Arrays or Graphics Processing Units: A comparison

  2008cites this paper
• Domain-specific library generation for parallel software and hardware platforms

  2008cites this paper
• An efficient implementation of a phase unwrapping kernel on reconfigurable hardware

  2008cites this paper
• Reconfigurable Functional Units for Scientific Superscalar Processors

  2007cites this paper
• How to Write Fast Numerical Code: A Small Introduction

  2007cites this paper