Effect of compiler optimizations on memory energy

No abstract is available for this paper.

• Publication year

  2000

• Venue

  2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528)

• Publication date

  2000-10-11

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/SIPS.2000.886764
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Influence of compiler optimizations on system power

  2000cited by this paper
• The design and use of simplePower: a cycle-accurate energy estimation tool

  2000cited by this paper
• Energy-driven integrated hardware-software optimizations using SimplePower

  2000cited by this paper
• Memory exploration for low power, embedded systems

  1999cited by this paper
• A modular high-throughput architecture for logarithmic search block-matching motion estimation

  1998cited by this paper
• Data transformations for eliminating conflict misses

  1998cited by this paper
• A framework for estimating and minimizing energy dissipation of embedded HW/SW systems

  1998cited by this paper
• A low-power VLSI architecture for full-search block-matching motion estimation

  1998cited by this paper
• Code Transformations for Embedded Multimedia Applications: Impact on Power and Performance

  1998cited by this paper
• Custom Memory Management Methodology

  1998cited by this paper
• Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

  1998cited by this paper
• Architectural exploration and optimization of local memory in embedded systems

  1997cited by this paper
• Combining Loop Transformations Considering Caches and Scheduling

  1996cited by this paper
• Instruction level power analysis and optimization of software

  1996cited by this paper
• Memory bank and register allocation in software synthesis for ASIPs

  1995cited by this paper
• Memory organization for video algorithms on programmable signal processors

  1995cited by this paper
• Memory access coalescing: a technique for eliminating redundant memory accesses

  1994cited by this paper
• Hierarchical motion estimation using texture analysis

  1992cited by this paper
• An efficient parallel motion estimation algorithm for digital image processing

  1991cited by this paper

• A Survey of Machine Intelligence Heuristics in Modern Compiler Design

  2019cites this paper
• A high-level model of embedded flash energy consumption

  2014cites this paper
• Energy-Aware High Performance Computing - A Survey

  2013cites this paper
• Multidimensional loop fusion for low-power

  2008cites this paper
• Algorytmy translacji programów równoległych na SystemC pozwalające na zmniejszanie zużycia energii przy korzystaniu z pamięci

  2006cites this paper
• Low-Power Issues for SoC

  2006cites this paper
• Dynamic voltage scaling techniques for power efficient video decoding

  2005cites this paper
• Profile-guided Java program partitioning for power aware computing

  2004cites this paper
• Source Code Optimization Techniques for Data Flow Dominated Embedded Software

  2004cites this paper
• An Effective Method of Low-Power Compilation Optimization : Localizing the Use of System Units

  2004cites this paper
• Panorama des outils d’analyse et d’optimisation de la consommation dans les systèmes sur puce (SoC)

  2004cites this paper
• An Effective Method of Low-Power Compilation Optimization: Localizing the Use of System Units

  2004cites this paper
• DYNAMIC VOLTAGE SCALING TECHNIQUES FOR POWER-EFFICIENT MPEG DECODING

  2003influential citation
• Memory system optimization of embedded software

  2003cites this paper
• Control flow driven splitting of loop nests at the source code level

  2003cites this paper
• Energy-Efficient System-Level Design

  2002cites this paper
• Chapter # 16 Energy-efficient system-level design

  2002cites this paper
• When to use a compilation service?

  2002cites this paper
• Control Flow Optimization by Loop Nest Splitting at the Source Code Level

  2002cites this paper