High-Speed Hardware Implementations of BLAKE, Blue Midnight Wish, CubeHash, ECHO, Fugue, Gröstl, Hamsi, JH, Keccak, Luffa, Shabal, SHAvite-3, SIMD, and Skein

No abstract is available for this paper.

• Publication year

  2009

• Venue

  IACR Cryptology ePrint Archive

• Publication date

  Unknown publication date

• Fields of study

  Computer Science

• Identifiers

  No identifiers available.

• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• The Skein Hash Function Family

  2009cited by this paper
• Cryptographic hash function Blue Midnight Wish

  2009cited by this paper
• Symmetric Cryptography

  2009cited by this paper
• Hardware Implementation of the SHA-3 Candidate Skein

  2009cited by this paper
• SHA-3 Proposal: ECHO

  2008cited by this paper
• A Framework for Iterative Hash Functions - HAIFA

  2007cited by this paper
• Optimisation of the SHA-2 family of hash functions on FPGAs

  2006cited by this paper
• Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES S-Box

  2006cited by this paper
• Cryptographic Hardware and Embedded Systems - CHES 2005

  2005cited by this paper
• A Very Compact S-Box for AES

  2005cited by this paper
• A Highly Regular and Scalable AES Hardware Architecture

  2003cited by this paper
• An ASIC Implementation of the AES SBoxes

  2002cited by this paper
• The Design of Rijndael

  2002cited by this paper
• Cryptography and Computer Privacy

  1973cited by this paper

• Delay-balanced pre-computation technique for high-performance bitcoin mining

  2025cites this paper
• Comparative Study of Blockchain Hashing Algorithms with a Proposal for HashLEA

  2024cites this paper
• Evaluating Hashing Algorithms in the Age of ASIC Resistance

  2023cites this paper
• Inhale: Enabling High-Performance and Energy-Efficient In-SRAM Cryptographic Hash for IoT

  2022cites this paper
• Double SHA-256 Hardware Architecture With Compact Message Expander for Bitcoin Mining

  2020cites this paper
• SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing

  2019cites this paper
• Meeting the Conflicting Goals of Low-Power and Resiliency Using Emerging Memories : (Invited Paper)

  2019cites this paper
• IMPLEMENTATION OF HASH FUNCTION FOR CRYPTOGRAPHY ( RSA SECURITY )

  2017cites this paper
• SHA-3 implementation using ReRAM based in-memory computing architecture

  2017cites this paper
• A brief survey of Cryptocurrency systems

  2016cites this paper
• A Zynq-based testbed for the experimental benchmarking of algorithms competing in cryptographic contests

  2016cites this paper
• Resource Efficient Implementation of Keccak, Skein & JH Algorithms on Reconfigurable Platform

  2016cites this paper
• The Hash Function BLAKE

  2015cites this paper
• Cryptography Based On Hash Function BLAKE 32 in VLSI

  2014cites this paper
• Design and benchmarking of an ASIC with five SHA-3 finalist candidates

  2013cites this paper
• A high-speed unified hardware architecture for 128 and 256-bit security levels of AES and the SHA-3 candidate Grøstl

  2013influential citation
• High-performance FPGA implementations of the cryptographic hash function JH

  2013cites this paper
• Methodologies for deriving hardware architectures and VLSI implementations for cryptographic embedded systems

  2013cites this paper
• Development and Benchmarking of New Hardware Architectures for Emerging Cryptographic Transformations

  2013influential citation
• Securing the Web Using Keccak (sha-3)

  2013cites this paper
• A High-Speed Unified Hardware Architecture for the AES and SHA-3 Candidate Grøstl

  2012influential citation
• Design and implementation of a SHA-3 candidate Skein-512 hash/MAC hardware architecture

  2012cites this paper
• A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grøstl

  2012cites this paper
• Progress in Cryptology - AFRICACRYPT 2012

  2012cites this paper
• An Efficient FPGA Hardware Implementation of the Threefish Tweakable Block Cipher

  2012cites this paper
• Security Analysis and Comparison of the SHA-3 Finalists BLAKE, Grøstl, JH, Keccak, and Skein

  2012cites this paper
• High-throughput Hardware Architectures of the JH Round-three SHA-3 Candidate - An FPGA Design and Implementation Approach

  2012cites this paper
• Design Approach and Implementation of Application Specific Instruction Set Processor for SHA-3 BLAKE Algorithm

  2012cites this paper
• Lessons Learned from Designing a 65 nm ASIC for Evaluating Third Round SHA-3 Candidates

  2012cites this paper
• Secure and Efficient Implementations of Cryptographic Primitives

  2012cites this paper
• ASIC implementations of five SHA-3 finalists

  2012cites this paper
• Comprehensive Evaluation of High-Speed and Medium-Speed Implementations of Five SHA-3 Finalists Using Xilinx and Altera FPGAs

  2012influential citation
• Efficient Hardware Implementations and Hardware Performance Evaluation of SHA-3 Finalists

  2012cites this paper
• Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates

  2012cites this paper
• On security arguments of the second round SHA-3 candidates

  2012cites this paper
• Integrated-Key Cryptographic Hash Functions

  2011cites this paper
• VLSI Characterization of the Cryptographic Hash

  2011cites this paper
• Comparing Hardware Performance of Round 3 SHA-3 Candidates using Multiple Hardware Architectures in Xilinx and Altera FPGAs

  2011cites this paper
• Engineering Aspects of Hash Functions

  2011cites this paper
• Groestl Tweaks and their Effect on FPGA Results

  2011cites this paper
• Silicon Implementation of SHA-3 Final Round Candidates : BLAKE , Gr ø stl , JH , Keccak and Skein

  2011cites this paper
• Silicon Implementation of SHA-3 Finalists : BLAKE , Grøstl , JH , Keccak and Skein

  2011cites this paper
• Pre-silicon Characterization of NIST SHA-3 Final Round Candidates

  2011cites this paper
• High Speed FPGA Implementation of Cryptographic Hash Function

  2011cites this paper
• Compact FPGA Implementations of the Five SHA-3 Finalists

  2011cites this paper
• Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs

  2011cites this paper
• VLSI Characterization of the Cryptographic Hash Function BLAKE

  2011influential citation
• FPGA based optimized SHA-3 finalist in reconfigurable hardware

  2011cites this paper
• Two hardware designs of BLAKE-256 based on final round tweak

  2011cites this paper
• Low Power FPGA Implementations of JH and Fugue Hash Functions

  2011cites this paper
• A Hardware Wrapper for the SHA-3 Hash Algorithms

  2010cites this paper
• Unfolding Method for Shabal on Virtex-5 FPGAs: Concrete Results

  2010cites this paper
• Security Reductions of the Second Round SHA-3 Candidates

  2010cites this paper
• A Lightweight Implementation of Keccak Hash Function for Radio-Frequency Identification Applications

  2010cites this paper
• Prototyping platform for performance evaluation of SHA-3 candidates

  2010cites this paper
• On FPGA-based implementations of Gröstl

  2010cites this paper
• FPGA Implementations of the Round Two SHA-3 Candidates

  2010cites this paper
• On FPGA-Based Implementations of the SHA-3 Candidate Grøstl

  2010cites this paper
• VLSI circuits for cryptographic authentication

  2010influential citation
• Sharing Resources Between AES and the SHA-3 Second Round Candidates Fugue and Grøstl

  2010influential citation
• A Compact FPGA Implementation of the SHA-3 Candidate ECHO

  2010cites this paper
• Developing a Hardware Evaluation Method for SHA-3 Candidates

  2010cites this paper
• On The Impact of Target Technology in SHA-3 Hardware Benchmark Rankings

  2010cites this paper
• Efficient hardware implementations of high throughput SHA-3 candidates keccak, luffa and blue midnight wish for single- and multi-message hashing

  2010cites this paper
• Updates on SHAvite-3

  2010cites this paper
• A Compact Hardware Implementation of SHA-3 Candidate Luffa

  2010cites this paper
• Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs

  2010cites this paper
• Low Power FPGA Implementations of 256-bit Luffa Hash Function

  2010cites this paper
• Comprehensive Comparison of Hardware Performance of Fourteen Round 2 SHA-3 Candidates with 512-bit Outputs Using Field Programmable Gate Arrays

  2010cites this paper
• Evaluation of Hardware Performance for the SHA-3 Candidates Using SASEBO-GII

  2010cites this paper
• Rebound Attacks on the Reduced Grøstl Hash Function

  2010cites this paper
• Hardware implementations of hash function Luffa

  2010cites this paper
• How Can We Conduct " Fair and Consistent " Hardware Evaluation for SHA-3 Candidate ?

  2010cites this paper
• A Skein-512 Hardware Implementation

  2010cites this paper
• Modeling and Simulation Studies Performed for Weak Signal Detection Algorithms

  2010cites this paper
• Fair and Comprehensive Comparison of Hardware Performance of SHA-3 Round 2 Candidates Using FPGAs

  2010cites this paper
• Performance analysis of a scalable hardware FPGA Skein implementation

  2010cites this paper