Exploiting Hardware Performance Counters

No abstract is available for this paper.

• Publication year

  2008

• Venue

  Workshop on Fault Diagnosis and Tolerance in Cryptography

• Publication date

  2008-08-10

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/FDTC.2008.19
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Side-Channel Attack Pitfalls

  2007cited by this paper
• Predicting Secret Keys Via Branch Prediction

  2007cited by this paper
• Using hpm-sampling to drive dynamic compilation

  2007cited by this paper
• On the power of simple branch prediction analysis

  2007cited by this paper
• Cryptographic Side-Channels from Low-Power Cache Memory

  2007cited by this paper
• Yet another MicroArchitectural Attack:: exploiting I-Cache

  2007cited by this paper
• Trace-Driven Cache Attacks on AES

  2006cited by this paper
• Intel ® 64 and IA-32 Architectures Software Developer ’ s Manual

  2006influential reference
• Cache-Collision Timing Attacks Against AES

  2006influential reference
• Trace-Driven Cache Attacks on AES (Short Paper)

  2006cited by this paper
• Remote timing attacks are practical

  2003cited by this paper
• AES Proposal : Rijndael

  1998influential reference
• Violin plots : A box plot-density trace synergism

  1998cited by this paper
• Timing Attacks on Implementations of Di(cid:14)e-Hellman, RSA, DSS, and Other Systems

  1996cited by this paper
• An Augmented Capability Architecture to Support Lattice Security and Traceability of Access

  1984cited by this paper

• SHAX: Evaluation of SVM hardware accelerator for detecting and preventing ROP on Xtensa

  2026cites this paper
• On the Precision of Dynamic Program Fingerprints Based on Performance Counters

  2026cites this paper
• Protean: A Programmable Spectre Defense

  2026cites this paper
• Hydra: Robust Hardware-Assisted Malware Detection

  2026cites this paper
• CRAX: Code reuse attacks on Xtensa’s register window ABI

  2025cites this paper
• White-Box Micro-Adaptive Query Processing

  2025cites this paper
• SNPeek: Side-Channel Analysis for Privacy Applications on Confidential VMs

  2025cites this paper
• Analyzing and Exploiting Branch Mispredictions in Microcode

  2025cites this paper
• A Side-channel Framework and Microarchitectural Analysis Application

  2025cites this paper
• Opal: A Modular Framework for Optimizing Performance using Analytics and LLMs

  2025cites this paper
• Hardware-based Detection of Malicious Firmware Modification in Microgrids

  2024cites this paper
• No Leakage Without State Change: Repurposing Configurable CPU Exceptions to Prevent Microarchitectural Attacks

  2024cites this paper
• RTL2MμPATH: Multi-μPATH Synthesis with Applications to Hardware Security Verification

  2024cites this paper
• Protecting Confidential Virtual Machines from Hardware Performance Counter Side Channels

  2024cites this paper
• CuMONITOR: Continuous Monitoring of Microarchitecture for Software Task Identification and Classification

  2024cites this paper
• PMU-Spill: A New Side Channel for Transient Execution Attacks

  2023cites this paper
• Towards Hardware-Based Application Fingerprinting with Microarchitectural Signals for Zero Trust Environments

  2023cites this paper
• A Tale of Unrealized Hope: Hardware Performance Counter Against Cache Attacks

  2023cites this paper
• Reviving Meltdown 3a

  2023influential citation
• Serberus: Protecting Cryptographic Code from Spectres at Compile-Time

  2023cites this paper
• Application Profiling Using Register-Instruction Hardware Performance Counters

  2023cites this paper
• Designing Secure Performance Metrics for Last Level Cache

  2023cites this paper
• Mitigating Low-volume DoS Attacks with Data-driven Resource Accounting

  2022cites this paper
• CacheFX: A Framework for Evaluating Cache Security

  2022cites this paper
• PMUSpill: The Counters in Performance Monitor Unit that Leak SGX-Protected Secrets

  2022cites this paper
• Investigating Black-Box Function Recognition Using Hardware Performance Counters

  2022cites this paper
• Performance Testing on Transparent Data Encryption for SQL Server's Reliability and E�ciency

  2021cites this paper
• Victims Can Be Saviors

  2021cites this paper
• Performance testing on Transparent Data Encryption for SQL Server's reliability and efficiency

  2021cites this paper
• Performance Counters and DWT Enabled Control Flow Integrity

  2021influential citation
• A methodology for selecting hardware performance counters for supporting non-intrusive diagnostic of flood DDoS attacks on web servers

  2021cites this paper
• Hardware Performance Counters: Ready-Made vs Tailor-Made

  2021cites this paper
• Template attacks on ECC implementations using performance counters in CPU

  2020cites this paper
• Website Fingerprinting Through the Cache Occupancy Channel and its Real World Practicality

  2020cites this paper
• Meet the Sherlock Holmes’ of Side Channel Leakage: A Survey of Cache SCA Detection Techniques

  2020cites this paper
• Branch Prediction Attack on Blinded Scalar Multiplication

  2020cites this paper
• Control Flow Integrity in IoT Devices with Performance Counters and DWT

  2020cites this paper
• Hardware Performance Counters (HPCs) for Anomaly Detection

  2020cites this paper
• Adaptive Compiler Strategies for Mitigating Timing Side Channel Attacks

  2020cites this paper
• Enclave Computing Paradigm: Hardware-assisted Security Architectures & Applications

  2020cites this paper
• PAMPAR: A new parallel benchmark for performance and energy consumption evaluation

  2019cites this paper
• SoK: The Challenges, Pitfalls, and Perils of Using Hardware Performance Counters for Security

  2019cites this paper
• Performance Monitor Counters: Interplay Between Safety and Security in Complex Cyber-Physical Systems

  2019cites this paper
• HLMD: a signature-based approach to hardware-level behavioral malware detection and classification

  2019cites this paper
• Pacer: Network Side-Channel Mitigation in the Cloud

  2019cites this paper
• Low-Noise LLC Side-Channel Attack with Perf

  2019cites this paper
• FEDERAL UNIVERSITY OF PAMPA ADRIANO MARQUES GARCIA TOWARDS A BENCHMARK FOR PERFORMANCE AND POWER CONSUMPTION EVALUATION OF PARALLEL PROGRAMMING INTERFACES Alegrete

  2019cites this paper
• Shielding Performance Monitor Counters: a double edged weapon for safety and security

  2018cites this paper
• SpyDetector: An approach for detecting side-channel attacks at runtime

  2018cites this paper
• Utilizing Performance Counters for Compromising Public Key Ciphers

  2018cites this paper
• Øzone: Efficient execution with zero timing leakage for modern microarchitectures

  2018cites this paper
• Side-Channel Attacks in the Internet of Things: Threats and Challenges

  2018cites this paper
• BranchScope: A New Side-Channel Attack on Directional Branch Predictor

  2018cites this paper
• Online Detection and Reactive Countermeasure for Leakage from BPU Using TVLA

  2018cites this paper
• Robust Website Fingerprinting Through the Cache Occupancy Channel

  2018cites this paper
• How Secure are Deep Learning Algorithms from Side-Channel based Reverse Engineering?*

  2018cites this paper
• Performance Counters to Rescue: A Machine Learning based safeguard against Micro-architectural Side-Channel-Attacks

  2017cites this paper
• Cross-core Microarchitectural Attacks and Countermeasures

  2017cites this paper
• Randomness Assessment of an Unpredictable Random Number Generator based on Hardware Performance Counters

  2017cites this paper
• Template Attack on Blinded Scalar Multiplication with Asynchronous perf-ioctl Calls

  2017cites this paper
• PerfWeb: How to Violate Web Privacy with Hardware Performance Events

  2017cites this paper
• Software-based microarchitectural attacks

  2017cites this paper
• Øzone: Efficient execution with zero timing leakage for modern microarchitectures

  2017cites this paper
• Software Grand Exposure: SGX Cache Attacks Are Practical

  2017cites this paper
• Real time detection of cache-based side-channel attacks using hardware performance counters

  2016cites this paper
• Towards Efficient Evaluation of a Time-Driven Cache Attack on Modern Processors

  2016cites this paper
• Secure and Flexible Trace-Based Debugging of Systems-on-Chip

  2016cites this paper
• Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters

  2015cites this paper
• Identifying and alleviating shared cache contention : Achieving reliability of real-time tasks on a multi-OS and multi-core system

  2015cites this paper
• Information leakage on shared hardware : evolutions in recent hardware and applications to virtualization. (Fuites d'information dans les processeurs récents et applications à la virtualisation)

  2015cites this paper
• A Generic Method for the Analysis of a Class of Cache Attacks: A Case Study for AES

  2015cites this paper
• Flush+Flush: A Fast and Stealthy Cache Attack

  2015cites this paper
• Bus bandwidth monitoring, prediction and control

  2015cites this paper
• Who Watches the Watchmen?: Utilizing Performance Monitors for Compromising Keys of RSA on Intel Platforms

  2015cites this paper
• Flush+Flush: A Stealthier Last-Level Cache Attack

  2015cites this paper
• HPCMalHunter: Behavioral malware detection using hardware performance counters and singular value decomposition

  2014cites this paper
• Multicore processors: Status quo and future directions

  2014cites this paper
• Fault Attack revealing Secret Keys of Exponentiation Algorithms from Branch Prediction Misses

  2014cites this paper
• Attacks on implementations of cryptographic algorithms: side-channel and fault attacks

  2013cites this paper
• An Approach for Isolating the Sources of Information Leakage Exploited in Cache-Based Side-Channel Attacks

  2013cites this paper
• Compiler mitigations for time attacks on modern x86 processors

  2012cites this paper
• Unpredictable Random Number Generator Based on the Performance Data Helper Interface

  2012cites this paper
• Smart System Resource Monitoring in Cloud

  2012cites this paper
• Cache Attacks: An Information and Complexity Theoretic Approach

  2012cites this paper
• sendmmsg: An Efficient System Call to Send Multiple Messages on Linux

  2011cites this paper
• Are hardware performance counters a cost effective way for integrity checking of programs

  2011cites this paper
• Investigation and development of energy saving techniques for modern x86 platforms: with a special emphasis on embedded environments

  2010cites this paper
• ACHINE LEARNING-DRIVEN DERIVATION OF ABSTRACT BEHAVIOURAL PATTERNS FROM RUNTIME ACTIVITY LOGS IN SYSTEM-ON-CHIP SYSTEMS

  year unknowncites this paper