A system level power consumption estimation for MPSoC

No abstract is available for this paper.

• Publication year

  2011

• Venue

  International Symposium on System-on-Chip

• Publication date

  2011-12-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/ISSOC.2011.6089692
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• RETROSPECTIVE: Wattch: A Framework for Architectural-level Power Analysis and Optimizations

  2023cited by this paper
• Model Driven High-level Power Estimation of Embedded Operating Systems Communication and Synchronization Services

  2009cited by this paper
• Energy and Power Consumption Estimation for Embedded Applications and Operating Systems

  2009influential reference
• ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration

  2009influential reference
• MPSoC power estimation framework at transaction level modeling

  2007cited by this paper
• PowerViP: SoC power estimation framework at transaction level

  2006cited by this paper
• A power estimation methodology for systemC transaction level models

  2005cited by this paper
• Functional level power analysis: an efficient approach for modeling the power consumption of complex processors

  2004cited by this paper
• The design and use of simplePower: a cycle-accurate energy estimation tool

  2000cited by this paper
• Power Analysis Of Embedded Software: A First Step Towards Software Power Minimization

  1994cited by this paper

• NeuroVP: A System-Level Virtual Platform for Integration of Neuromorphic Accelerators

  2021cites this paper
• PESL: System-Level Estimation of Power-Management Effect on Dynamic Energy Consumption

  2020cites this paper
• Machine Learning in Compiler Optimisation

  2018cites this paper
• Machine Learning in Compilers

  2018cites this paper
• Related Work

  2018cites this paper
• Machine Learning in Compiler Optimization

  2018cites this paper
• Frequency-Aware ESL Power Estimation for ARM Cortex-A9 Using a Black Box Processor Model

  2016cites this paper
• ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy for data centers

  2015cites this paper
• H.264/AVC high definition intra coding implementation on multiprocessor system on chip technology architecture

  2015cites this paper
• ESL power estimation using virtual platforms with black box processor models

  2015cites this paper
• Design and exploration of 3D MPSoCs with on-chip cache support

  2015cites this paper
• Multi-level analysis of non-functional properties

  2014cites this paper
• ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy

  2014cites this paper
• System-level power estimation tool for embedded processor based platforms

  2014cites this paper
• Life estimation method of low-power sampling system

  2014cites this paper
• Improving ESL power models using switching activity information from timed functional models

  2014cites this paper
• MPSoC Architecture for Macro Blocks Line Partitioning of H.264/AVC Encoder

  2014cites this paper
• Une approche système pour l'estimation de la consommation de puissance des plateformes MPSoC

  2013cites this paper
• Creation of ESL power models for communication architectures using automatic calibration

  2013cites this paper
• High-level energy characterization, modeling and estimation for OS-based platforms. (Caractérisation, modélisation et estimation de la consommation d'énergie à haut-niveau des OS embarqués)

  2013cites this paper
• / ¶xqlyhuvlwpgh9dohqflhqqhvhwgx+dlqdxw-cambrésis ! "#$%&'()&*&+!,-.&/!0$%1'2%1-3!4&%5-6-+-7#!8-/!4,"-9! :2$&6!,+2%8-/'$!

  year unknowncites this paper