Volition: scalable and precise sequential consistency violation detection

No abstract is available for this paper.

• Publication year

  2013

• Venue

  International Conference on Architectural Support for Programming Languages and Operating Systems

• Publication date

  2013-03-16

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1145/2451116.2451174
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

  2016cited by this paper
• Efficient sequential consistency via conflict ordering

  2012cited by this paper
• Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically

  2012cited by this paper
• Safe optimisations for shared-memory concurrent programs

  2011cited by this paper
• Sound and Complete Monitoring of Sequential Consistency for Relaxed Memory Models

  2011cited by this paper
• Efficient Sequential Consistency Using Conditional Fences

  2010cited by this paper
• DRFX: a simple and efficient memory model for concurrent programming languages

  2010cited by this paper
• Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races

  2010cited by this paper
• Effective Data-Race Detection for the Kernel

  2010cited by this paper
• Dacota: Post-silicon validation of the memory subsystem in multi-core designs

  2009cited by this paper
• Detecting and Eliminating Potential Violations of Sequential Consistency for Concurrent C/C++ Programs

  2009cited by this paper
• InvisiFence: performance-transparent memory ordering in conventional multiprocessors

  2009cited by this paper
• Fast complete memory consistency verification

  2009cited by this paper
• Effective Program Verification for Relaxed Memory Models

  2008cited by this paper
• CheckFence: checking consistency of concurrent data types on relaxed memory models

  2007influential reference
• Mechanisms for store-wait-free multiprocessors

  2007cited by this paper
• Automatically classifying benign and harmful data races using replay analysis

  2007cited by this paper
• BulkSC: bulk enforcement of sequential consistency

  2007cited by this paper
• An Improved Construction for Counting Bloom Filters

  2006influential reference
• Dynamic verification of sequential consistency

  2005cited by this paper
• Compiler techniques for high performance sequentially consistent java programs

  2005cited by this paper
• Automatic fence insertion for shared memory multiprocessing

  2003cited by this paper
• Hiding Relaxed Memory Consistency with a Compiler

  2001cited by this paper
• Is SC+ILP=RC?

  1999cited by this paper
• Double-checked locking

  1997cited by this paper
• Analyses and Optimizations for Shared Address Space Programs

  1996cited by this paper
• Detecting violations of sequential consistency

  1991cited by this paper
• An evaluation of directory schemes for cache coherence

  1988cited by this paper
• Efficient and correct execution of parallel programs that share memory

  1988cited by this paper

• A Novel Approach to Efficiently Verify Sequential Consistency in Concurrent Programs

  2025cites this paper
• Efficient Precise Dynamic Data Race Detection for CPU and GPU

  2019cites this paper
• Strong Memory Consistency For Parallel Programming

  2018cites this paper
• SOFRITAS: Serializable Ordering-Free Regions for Increasing Thread Atomicity Scalably

  2018cites this paper
• CDSChecker model-checking framework Parameter Inferring Analyzer AutoMO framework Input : test case 1 test case 2 ... test case n Optional input : parameter assignments Output : final parameter assignments SC Analyzer Non-SC Trace Reordering Analyzer

  2018cites this paper
• 10-2017 PARSNIP : Performant Architecture for Race Safety with No Impact on Precision Yuanfeng

  2017cites this paper
• Inference of protocol state machine using a semantic-related labeling method based on dynamic taint analysis

  2017cites this paper
• PARSNIP: Performant Architecture for Race Safety with No Impact on Precision

  2017cites this paper
• Serializable Ordering-Free Regions for Increasing Thread

  2017cites this paper
• A Hardware Approach to Detect, Expose and Tolerate High Level Data Races

  2016cites this paper
• SReplay: Deterministic Sub-Group Replay for One-Sided Communication

  2016cites this paper
• DRFx

  2016cites this paper
• Hardware-Based Sequential Consistency Violation Detection Made Simpler

  2016cites this paper
• McVerSi: A test generation framework for fast memory consistency verification in simulation

  2016cites this paper
• Detecting, Exposing, and Classifying Sequential Consistency Violations

  2016cites this paper
• SCsafe: Logging sequential consistency violations continuously and precisely

  2016cites this paper
• Memory consistency directed cache coherence protocols for scalable multiprocessors

  2016cites this paper
• Clean: A race detector with cleaner semantics

  2015cites this paper
• Asymmetric Memory Fences: Optimizing Both Performance and Implementability

  2015cites this paper
• AutoMO: automatic inference of memory order parameters for C/C++11

  2015cites this paper
• Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol

  2014cites this paper
• Techniques for low overhead fences and sequential consistency violation recording

  2014cites this paper
• OmniOrder: Directory-based conflict serialization of transactions

  2014influential citation
• Characterizing Real World Bugs Causing Sequential Consistency Violations

  2013cites this paper
• Imposing Minimal Memory Ordering on Multiprocessors

  2013cites this paper
• A Complete Bibliography of The Bell System Technical Journal , 1960 – 1969

  2013cites this paper
• WeeFence: toward making fences free in TSO

  2013cites this paper
• Scalable and flexible bulk architecture

  2013cites this paper