A BIST-based Dynamic Obfuscation Scheme for Resilience against Removal and Oracle-guided Attacks*

BISTLock is a recently proposed logic-locking technique that integrates a barrier finite-state-machine (FSM) with the built-in self-test (BIST) controller. We demonstrate the vulnerability of BISTLock to removal/bypass attacks and develop countermeasures to make it resilient against not only removal attacks but any form of Oracle-guided attack. Removal resilience is achieved through the incorporation of an input-signal scrambler. We demonstrate the vulnerability of the standalone scrambler to the SAT attack and present a reconfigurable LFSR-based dynamic authenticator that achieves SAT resilience. The proposed solution provides dynamic obfuscation upon the application of an incorrect key and prevents Oracle access to the attacker. We also present a security analysis of the overall system against Oraclefree attacks such as BMC-based sequential SAT and the FSM reverse engineering attack. We evaluate the security strength of the proposed solution and show that hardware overhead is low for a broad set of benchmark circuits.

• Publication year

  2021

• Venue

  International Test Conference

• Publication date

  2021-10-01

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1109/ITC50571.2021.00025
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• No references are available for this paper.

• Dynamic Interposer Obfuscation Through Distributed Scramblers in Heterogeneously Integrated 2.5D ICs*

  2026cites this paper
• SAFET-HI: Secure Authentication-Based Framework for Encrypted Testing in Heterogeneous Integration

  2025cites this paper
• MALLS: Multi-Agent LLMs for Synthetic Hardware Vulnerability Generation and Detection

  2025cites this paper
• TaintLock: Hardware IP Protection Against Oracle-Guided and Oracle-Reconstruction Attacks

  2025cites this paper
• Detection of Voltage Droop-Induced Timing Fault Attacks Due to Hardware Trojans

  2025cites this paper
• LLM-Sec: Closing the Security Loop using LLMs for Hardware Design

  2025cites this paper
• Design and Implementation of True Random Number Test Pattern Generator for Enhanced BIST Performance in Integrated Circuits

  2024cites this paper
• ALT-Lock: Logic and Timing Ambiguity-Based IP Obfuscation Against Reverse Engineering

  2024influential citation
• Securing Heterogeneous 2.5D ICs Against IP Theft through Dynamic Interposer Obfuscation

  2023cites this paper
• TaintLock: Preventing IP Theft through Lightweight Dynamic Scan Encryption using Taint Bits*

  2022cites this paper