Preselection Methods to Achieve Very Low BER in SRAM-Based PUFs—A Tutorial

The most prevalent industrial PUFs (physical unclonable functions) utilize SRAM-based designs. Bit stability is one of the fundamental problems in PUF design. PUF circuits, which rely on silicon manufacturing mismatches to produce a random key, are vulnerable to cases where the mismatch is insufficient and noise affects the PUF response, rendering it unstable. This brief provides a tutorial about SRAM-based PUFs stable bits preselection, utilizing an embedded tilt test. This method is more efficient than existing error correction codes in terms of power, area and latency. During the test, external, controlled mismatch, tilts the PUF cells against their manufactured mismatch and cells that retain their response are considered stable. In this tutorial, the preselection method is explained, implementation examples are presented, and a method to further exploit the test to obtain more uncorrelated stable bits from the existing PUF structure is introduced.

• Publication year

  2022

• Venue

  IEEE Transactions on Circuits and Systems - II - Express Briefs

• Publication date

  2022-06-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/TCSII.2022.3170460
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• MirrorN PUF: Harvesting Multiple Independent Bits From Each PUF Cell in 65nm

  2022cited by this paper
• 36.5 An Automatic Self-Checking and Healing Physically Unclonable Function (PUF) with <3 × 10-8 Bit Error Rate

  2021cited by this paper
• A Multimode Configurable Physically Unclonable Function With Bit-Instability-Screening and Power-Gating Strategies

  2021cited by this paper
• An SRAM-Based PUF With a Capacitive Digital Preselection for a 1E-9 Key Error Probability

  2020influential reference
• A 373-F2 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and ${V}_{\text{SS}}$ Bias-Based Dark-Bit Detection

  2020cited by this paper
• A Highly Reliable Arbiter PUF With Improved Uniqueness in FPGA Implementation Using Bit-Self-Test

  2020cited by this paper
• A Method to Utilize Mismatch Size to Produce an Additional Stable Bit in a Tilting SRAM-Based PUF

  2020influential reference
• A 2 Bit/Cell Tilting SRAM-Based PUF With a BER of 3.1E-10 and an Energy of 21 FJ/Bit in 65nm

  2020influential reference
• An SRAM PUF with 2 Independent Bits/Cell in 65nm

  2019cited by this paper
• A Highly Reliable SRAM PUF with a Capacitive Preselection Mechanism and pre-ECC BER of 7.4E-10

  2019cited by this paper
• A Metal-Via Resistance Based Physically Unclonable Function with 1.18% Native Instability

  2019cited by this paper
• Trends in Hardware Security: From basics to ASICs

  2019cited by this paper
• A Method to Improve Reliability in a 65-nm SRAM PUF Array

  2018cited by this paper
• A PUF scheme using competing oxide rupture with bit error rate approaching zero

  2018cited by this paper
• A 373 F2 2D Power-Gated EE SRAM Physically Unclonable Function With Dark-Bit Detection Technique

  2018cited by this paper
• Electric Properties of Graphene-Based Conductive Layers from DC Up To Terahertz Range

  2016influential reference
• An efficient reliable PUF-based cryptographic key generator in 65nm CMOS

  2014cited by this paper
• Physical Unclonable Functions and Applications: A Tutorial

  2014influential reference
• Breaking through fixed PUF block limitations with differential sequence coding and convolutional codes

  2013cited by this paper
• Physical Unclonable Functions in Theory and Practice

  2012cited by this paper
• Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers

  2009cited by this paper
• A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications

  2000cited by this paper
• On Information and Sufficiency

  1997cited by this paper
• Silicon Physical Random Functions (cid:3)

  year unknowncited by this paper

• SRAM PUF Preselection Method Based on Neighboring Spatial Majority Voting

  2026cites this paper
• A Physical Unclonable Function Based on a Differential Subthreshold PMOS Array with 9.73 × 10−4 Stabilized BER and 1.3 pJ/bit in 65 nm

  2025cites this paper
• An SRAM-Based PUF with High Native-Stability Using Alternative Configuration Technique

  2025influential citation
• SRAM-Based PUF with Noise Immunity Achieving 0.58% Native BER in 55-nm CMOS

  2024cites this paper
• Enhancing the Reliability of SC PUF Through Optimal Capacitor Configuration

  2024cites this paper
• A Two-Stage TMV SRAM PUF Preselection Method with Fewer ECC Resources

  2024cites this paper
• A challenge-screening strategy for enhancing the stability of strong PUF based on machine learning

  2023cites this paper
• Dynamic self-test scheme and authentication protocol for improving robustness of strong PUF

  2023cites this paper