Deep Insight into Raised Buried Oxide SOI-Fe TFET and It’s Analog/RF and Linearity Performance Parameters

No abstract is available for this paper.

• Publication year

  2023

• Venue

  Transactions on Electrical and Electronic Materials

• Publication date

  2023-10-13

• Fields of study

  Not labeled

• Identifiers
  DOI 10.1007/s42341-023-00480-6
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Investigation of a dual gate pocket-doped drain engineered tunnel FET and its reliability issues

  2023cited by this paper
• Compact drain current model of a double-gate raised buried oxide TFET for integrated circuit application

  2023cited by this paper
• Effect of curie temperature on electrical parameters of NC-FinFET and digital switching application of NC-FinFET

  2023cited by this paper
• GNRFET- and CNTFET-Based Designs of Highly Efficient 22 T Unbalanced Single-Trit Ternary Multiplier Cell

  2023cited by this paper
• A carbon nano-tube field effect transistor based stable, low-power 8T static random access memory cell with improved write access time

  2023cited by this paper
• Polarization Gradient Effect of Negative Capacitance LTFET

  2022cited by this paper
• Impact of traps on DC, analog/RF, and linearity performance of Ferro-TFET

  2022influential reference
• Design, Simulation, and Work Function Trade for DC and Analog/RF Performance Enhancement in Dual Material Hetero Dielectric Double Gate Tunnel FET

  2022cited by this paper
• Enhanced ferroelectric switching speed of Si-doped HfO2 thin film tailored by oxygen deficiency

  2021cited by this paper
• Negative capacitance effects in ferroelectric heterostructures: A theoretical perspective

  2021cited by this paper
• Plasma Hsp90 levels in patients with systemic sclerosis and relation to lung and skin involvement: a cross-sectional and longitudinal study

  2021cited by this paper
• Noise behavior of ferro electric tunnel FET

  2020cited by this paper
• Effect of Curie Temperature on Ferroelectric Tunnel FET and Its RF/Analog Performance

  2020cited by this paper
• Investigation of Electrical Characteristics in a Ferroelectric L-Patterned Gate Dual Tunnel Diode TFET

  2020cited by this paper
• Impact of Hetero-Dielectric Ferroelectric Gate Stack on Analog/RF Performance of Tunnel FET

  2020cited by this paper
• Reliability

  2020cited by this paper
• Experimental Study on the Transient Response of Negative Capacitance Tunnel FET

  2019cited by this paper
• Ferroelectrics and Antiferroelectrics

  2018cited by this paper
• Negative Capacitance for Boosting Tunnel FET performance

  2017cited by this paper
• Interfacial Charge Analysis of Heterogeneous Gate Dielectric-Gate All Around-Tunnel FET for Improved Device Reliability

  2016cited by this paper
• Tunnel Field-Effect Transistor With an L-Shaped Gate

  2016cited by this paper
• Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stack

  2016cited by this paper
• Quantum Capacitance: A Perspective from Physics to Nanoelectronics

  2014cited by this paper
• Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification

  2013cited by this paper
• Optimisation and length scaling of raised drain buried oxide SOI tunnel FET

  2013cited by this paper
• SOI TFET I_ON/I_OFF Enhancement via Back Biasing

  2011cited by this paper
• Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs

  2010cited by this paper
• Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs

  2008cited by this paper
• Use of negative capacitance to provide voltage amplification for low power nanoscale devices.

  2008cited by this paper
• Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec

  2007cited by this paper
• Vertical tunnel field-effect transistor

  2004cited by this paper
• Phase Transitions in Ferroelectrics (Some Historical Remarks)

  2002cited by this paper
• Cramming More Components Onto Integrated Circuits

  1998cited by this paper
• Silicon surface tunnel transistor

  1995cited by this paper
• Quantum capacitance devices

  1988cited by this paper

• Label Free Bio-detection using di-electrically modulated pocket doped drain engineered ferro-electric gate tunnel FET

  2026cites this paper
• Compact Analytical Model for a Raised Buried Oxide Ferroelectric TFET for RF/Analog Applications and Its Implementation as an Inverter

  2025cites this paper
• Robustness of Raised Buried Oxide Ferro Electric Tunnel FET in presence of Temperature and Traps and its Analog/RF Performance

  2024cites this paper