Self-Destructible 3-nm Pre-Amplifier Physical Unclonable Function With “Zero” Bit Error Rate

This article presents a Pre-Amplifier Physical Unclonable Function (PUF) fabricated in a 3-nm CMOS technology. The design achieves a “zero” Bit Error Rate (BER, <inline-formula> <tex-math notation="LaTeX">$\lt 8.17\times 10^{-9}$ </tex-math></inline-formula>) derived from the worst-case combination of enrollment (low voltage, low temperature) and key reconstruction (high voltage, high temperature) conditions. The design accommodates VDD voltages ranging from 650 mV to 950 mV and temperatures from <inline-formula> <tex-math notation="LaTeX">$- 40~^{\circ }$ </tex-math></inline-formula>C to <inline-formula> <tex-math notation="LaTeX">$125~^{\circ }$ </tex-math></inline-formula>C, meeting the requirements for most commercial applications in the technology sector. The BER reduction is achieved using a novel hybrid voting scheme. This scheme incorporates conservative unanimous voting during the stable bit identification (enrollment) and temporal majority voting during key reconstruction. Additionally, a gain enhancement stage using NFET cross-coupled devices is employed to maximize signal margins during reads. The design passes NIST SP800-90B and SP800-22 randomness tests while achieving 49.83% inter-chip hamming distance and 49.95% average hamming weight. The PUF can be reconfigured into a multi-stage self-destruction mode of operation in response to tamper events. The design combines electromigration (EM) and Time-Dependent Dielectric Breakdown (TDDB) to intentionally target the damage directly to the PUF data array containing stable (repeatable) bitcells. The result is an irreversible corruption of PUF encryption key to restrict all future authentication attempts.

• Publication year

  2026

• Venue

  IEEE Transactions on Circuits and Systems Part 1: Regular Papers

• Publication date

  2026-02-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/TCSI.2025.3593193
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Highly Stable PUFs Based on Stacked Voltage Divider for Near-Zero BER Native Sensitivity to Voltage Variations

  2025cited by this paper
• 16.3 3nm Physical Unclonable Function with Multi-Mode Self-Destruction and 3.48×10-5 Bit Error Rate

  2024influential reference
• ASCH-PUF: A “Zero” Bit Error Rate CMOS Physically Unclonable Function With Dual-Mode Low-Cost Stabilization

  2023cited by this paper
• A Reconfigurable LDO-Assisted Physically Unclonable Function Achieving a Zero-BER With 14% Masking

  2023cited by this paper
• A Physical Unclonable Function Leveraging Hot Carrier Injection Aging

  2023cited by this paper
• 12-nm Stable Pre-Amplifier Physical Unclonable Function With Self-Destruct Capability

  2023influential reference
• Positive-Bias-Temperature-Instability Induced Random-Trap-Fluctuation Enhanced Physical Unclonable Functions on 14-nm nFinFETs

  2022cited by this paper
• In-Memory Unified TRNG and Multi-Bit PUF for Ubiquitous Hardware Security

  2022cited by this paper
• A 3T eDRAM In-Memory Physically Unclonable Function With Spatial Majority Voting Stabilization

  2022cited by this paper
• A 0.5-V Hybrid SRAM Physically Unclonable Function Using Hot Carrier Injection Burn-In for Stability Reinforcement

  2021cited by this paper
• A Physically Unclonable Function Combining a Process Mismatch Amplifier in an Oscillator Collapse Topology

  2021cited by this paper
• A 373-F2 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and ${V}_{\text{SS}}$ Bias-Based Dark-Bit Detection

  2020influential reference
• An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS

  2019cited by this paper
• Feedback Oriented XORed Flip-Flop Based Arbiter PUF

  2018cited by this paper
• Recommendation for the Entropy Sources Used for Random Bit Generation

  2018cited by this paper
• How Microprobing Can Attack Encrypted Memory

  2017cited by this paper
• A Retrospective and a Look Forward: Fifteen Years of Physical Unclonable Function Advancement

  2017cited by this paper
• A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS

  2017cited by this paper
• Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling

  2016cited by this paper
• Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain

  2014cited by this paper
• Physical Unclonable Functions and Applications: A Tutorial

  2014cited by this paper
• A Spatial Majority Voting Technique to Reduce Error Rate of Physically Unclonable Functions

  2013cited by this paper
• Qualification and testing process to implement anti-counterfeiting technologies into IC packages

  2013cited by this paper
• Cloning Physically Unclonable Functions

  2013cited by this paper
• Anti-counterfeit Techniques: From Design to Resign

  2013cited by this paper
• University of

  year unknowncited by this paper

• Exploring Accelerated Aging Stress for Physical Unclonable Function Self-Corruption

  2025cites this paper