A compact and power efficient full adder-subtractor layout in QCA technology

The pursuit of miniaturizing digital circuits and reducing power consumption has focused attention on non-traditional computing technologies. Among these technologies, quantum dot cellular automata (QCA) stand out as a promising alternative to conventional CMOS chips, offering high-density designs with minimal power dissipation. This paper presents a novel QCA layout that unifies full addition and subtraction operations within a single, compact structure. Simulation outcomes, derived through QCADesigner software, affirm the proposed circuit’s operational integrity, stable behaviour, and design efficiency. The proposed architecture demonstrates significant improvements, offering 6.7%, 25%, and 30% reductions in cell count, area, and cost, respectively, compared to the best-reported design. Furthermore, the total energy savings achieved by the proposed design are approximately 6%, 4%, and 6% at tunnel energies of 0.5 EK, 1 EK, and 1.5 EK, respectively, compared to its counterparts. This approach not only demonstrates functional versatility but exhibits high integration potential for larger quantum cellular automata-based computational units, representing a step forward in the development of efficient nanoscale computing architectures.

• Publication year

  2025

• Venue

  PLoS ONE

• Publication date

  2025-11-10

• Fields of study

  Medicine, Computer Science, Engineering

• Identifiers
  DOI 10.1371/journal.pone.0335789PMID 41212861PMCID 12599924
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar, PubMed

• No claims are published for this paper.

• No concepts are published for this paper.

• Optimized Nanoscale Adder-Subtractor Design Architectures Utilizing Quantum Dot Cellular Automata

  2025cited by this paper
• Mod-N Synchronous Counter using a Novel Structure of T Flip-Flop in QCA Technology

  2023cited by this paper
• A new approach to bypass wire crossing problem in QCA nano technology

  2021cited by this paper
• Improved QCA-Based Full Adder/Subtractor Structures

  2021cited by this paper
• Design and analysis of novel QCA full adder-subtractor

  2020influential reference
• Fault Resistant Coplanar QCA Full Adder-Subtractor Using Clock Zone-Based Crossover

  2020influential reference
• Energy-Efficient Coplanar Adder and Subtractor in QCA

  2020influential reference
• Novel Reliable QCA Subtractor Designs using Clock zone based Crossover

  2019influential reference
• Modular Design of Ultra-Efficient Reversible Full Adder-Subtractor in QCA with Power Dissipation Analysis

  2018influential reference
• A Novel Full Adder/Subtractor in Quantum-Dot Cellular Automata

  2018cited by this paper
• A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis

  2017cited by this paper
• Efficient design of full adder and subtractor using 5-input majority gate in QCA

  2017cited by this paper
• A Three-Layer Full Adder/Subtractor Structure in Quantum-Dot Cellular Automata

  2017influential reference
• Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells

  2016cited by this paper
• A new quantum-dot cellular automata full-adder

  2016cited by this paper
• Efficient design of nano scale adder and subtractor circuits using quantum dot cellular automata

  2016cited by this paper
• Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing

  2016influential reference
• An efficient design of adder/subtractor circuit using quantum dot cellular automata

  2015influential reference
• Efficient QCA design of single-bit and multi-bit subtractors

  2013cited by this paper
• A Novel Design for Quantum-dot Cellular Automata Cells and Full Adders

  2007cited by this paper
• A method of majority logic reduction for quantum cellular automata

  2004cited by this paper
• QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata

  2004cited by this paper
• Experimental demonstration of a binary wire for quantum-dot cellular automata

  1999cited by this paper
• Design challenges of technology scaling

  1999cited by this paper
• A device architecture for computing with quantum dots

  1997cited by this paper
• Logical devices implemented using quantum cellular automata

  1994cited by this paper

• No citing papers are available for this paper.