Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput

No abstract is available for this paper.

• Publication year

  2017

• Venue

  IEEE Transactions on Very Large Scale Integration (VLSI) Systems

• Publication date

  2017-02-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/TVLSI.2016.2587810
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements

  2016influential reference
• An energy-efficient resilient flip-flop circuit with built-in timing-error detection and correction

  2015influential reference
• Profile-guided meta-programming

  2015cited by this paper
• On the premises and prospects of timing speculation

  2015cited by this paper
• Variation-Tolerant, Ultra-Low-Voltage Microprocessor With a Low-Overhead, Within-a-Cycle In-Situ Timing-Error Detection and Correction Technique

  2015influential reference
• Razor-Lite: A Light-Weight Register for Error Detection by Observing Virtual Supply Rails

  2014influential reference
• Time-Borrowing Circuit Designs and Hardware Prototyping for Timing Error Resilience

  2014influential reference
• Application-Adaptive Guardbanding to Mitigate Static and Dynamic Variability

  2014cited by this paper
• Improving Resilience to Timing Errors by Exposing Variability Effects to Software in Tightly-Coupled Processor Clusters

  2014cited by this paper
• SamplePGO - The Power of Profile Guided Optimizations without the Usability Burden

  2014cited by this paper
• Relax-and-Retime: A methodology for energy-efficient recovery based design

  2013cited by this paper
• Profile-guided transaction coalescing—lowering transactional overheads by merging transactions

  2013cited by this paper
• Underdesigned and Opportunistic Computing in Presence of Hardware Variability

  2013cited by this paper
• Efficiently tolerating timing violations in pipelined microprocessors

  2013cited by this paper
• Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms

  2013cited by this paper
• Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction

  2013influential reference
• Compiling for energy efficiency on timing speculative processors

  2012influential reference
• Predicting timing violations through instruction-level path sensitization analysis

  2012cited by this paper
• Procedure hopping: a low overhead solution to mitigate variability in shared-L1 processor clusters

  2012cited by this paper
• Exploring circuit timing-aware language and compilation

  2011influential reference
• A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance

  2011influential reference
• Instruction-Level Impact Analysis of Low-Level Faults in a Modern Microprocessor Controller

  2011cited by this paper
• Resilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations

  2011influential reference
• Containing the Nanometer “Pandora-Box”: Cross-Layer Design Techniques for Variation Aware Low Power Systems

  2011cited by this paper
• RAZOR: circuit-level correction of timing errors for low-power operation

  2011influential reference
• Identifying and predicting timing-critical instructions to boost timing speculation

  2011influential reference
• Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor

  2011cited by this paper
• A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation

  2011cited by this paper
• Cross-layer error resilience for robust systems

  2010cited by this paper
• Eliminating voltage emergencies via software-guided code transformations

  2010influential reference
• ERSA: Error Resilient System Architecture for probabilistic applications

  2010cited by this paper
• Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths

  2010cited by this paper
• RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance

  2009influential reference
• Exploiting locality to improve circuit-level timing speculation

  2009cited by this paper
• Characterizing flash memory: Anomalies, observations, and applications

  2009cited by this paper
• Impact of Die-to-Die and Within-Die Parameter Variations on the Clock Frequency and Throughput of Multi-Core Processors

  2009cited by this paper
• DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior

  2009cited by this paper
• Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance

  2009influential reference
• High-performance CMOS variability in the 65-nm regime and beyond

  2006cited by this paper
• QEMU, a Fast and Portable Dynamic Translator

  2005influential reference
• Razor: a low-power pipeline based on circuit-level timing speculation

  2003influential reference
• Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration

  2002cited by this paper

• Approximate Computing Survey, Part I: Terminology and Software & Hardware Approximation Techniques

  2023cites this paper
• Beyond Eliminating Timing Margin: An Efficient and Reliable Negative Margin Timing Error Detection for Neural Network Accelerator Without Accuracy Loss

  2023cites this paper
• Frequency Scaling for High Performance of Low-End Pipelined Processors

  2021cites this paper
• TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS

  2020cites this paper
• Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors

  2020cites this paper
• Instruction-Level NBTI Stress Estimation and Its Application in Runtime Aging Prediction for Embedded Processors

  2019cites this paper
• A Low-Overhead Timing Monitoring Technique for Variation-Tolerant Near-Threshold Digital Integrated Circuits

  2018cites this paper
• Timing Error Prediction AVFS With Detection Window Tuning for Wide-Operating-Range ICs

  2018cites this paper
• A Low Overhead, Within-a-Cycle Adaptive Clock Stretching Circuit With Wide Operating Range in 40-nm CMOS

  2018cites this paper
• Hardware / Software Architectural and Technological Exploration for Energy-Efficient and Reliable Biomedical Devices

  2018cites this paper