Signed Digit Addition and Related Operations with Threshold Logic

No abstract is available for this paper.

• Publication year

  2000

• Venue

  IEEE Trans. Computers

• Publication date

  2000-03-01

• Fields of study

  Mathematics, Computer Science

• Identifiers
  DOI 10.1109/12.841124
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Optimal-depth threshold circuits for multiplication and related problems

  1999cited by this paper
• Addition related arithmetic operations with threshold logic

  1998cited by this paper
• A compact high-speed (31, 5) parallel counter circuit based on capacitive threshold-logic gates

  1996cited by this paper
• A Note on the Simulation of Exponential Threshold Weights

  1996cited by this paper
• A capacitive threshold-logic gate

  1996influential reference
• δ-Bit serial binary addition with linear threshold networks

  1996cited by this paper
• 2-1 redundant addition with threshold logic

  1996cited by this paper
• 2-1 Additions and Related Arithmetic Operations with Threshold Logic

  1996cited by this paper
• On the application of the Neuron MOS transistor principle for modern VLSI design

  1996cited by this paper
• Block save addition with threshold logic

  1995cited by this paper
• Block Save Addition with Telescopic SumsS

  1995cited by this paper
• Periodic Symmetric Functions with Feed-Forward Neural Networks

  1995cited by this paper
• On Optimal Depth Threshold Circuits for Multiplication and Related Problems

  1994cited by this paper
• Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications

  1993cited by this paper
• Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation

  1993cited by this paper
• Simulating threshold circuits by majority circuits

  1993cited by this paper
• Majority gates vs. general weighted threshold gates

  1992cited by this paper
• A functional MOS transistor featuring gate-level weighted sum and threshold operations

  1992cited by this paper
• Efficient implementation of a neural multiplier

  1991cited by this paper
• Depth-Size Tradeoffs for Neural Computation

  1991cited by this paper
• Some Notes on Threshold Circuits, and Multiplication in Depth 4

  1991cited by this paper
• Higher Radix Square Rooting

  1990cited by this paper
• A logical calculus of the ideas immanent in nervous activity

  1990cited by this paper
• Neural computation of arithmetic functions

  1990cited by this paper
• On threshold circuits for parity

  1990cited by this paper
• Simple Radix-4 Division with Opterands Scaling

  1990cited by this paper
• Fast radix-2 division with quotient-digit prediction

  1989cited by this paper
• High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree

  1985cited by this paper
• Computer arithmetic: Principles, architecture, and design

  1979cited by this paper
• Logical design of a redundant binary adder

  1978cited by this paper
• IEEE Transactions on Electronic Computers

  1963cited by this paper
• Signed Digit Number Representations for Fast Parallel Arithmetic

  1961cited by this paper
• Signed-Digit Numbe Representations for Fast Parallel Arithmetic

  1961influential reference
• The Realization of Symmetric Switching Functions with Linear-Input Logical Elements

  1961cited by this paper
• Linear-Input Logic

  1961cited by this paper
• The principle of majority decision logical elements and the complexity of their circuits

  1959cited by this paper
• How we know universals; the perception of auditory and visual forms.

  1947cited by this paper

• Non-Binary Spin Wave Based Circuit Design

  2022cites this paper
• A Review of Various Adders for Fast ALU

  2014cites this paper
• Decomposition of threshold functions into bounded fan-in threshold functions

  2013cites this paper
• Computer architectures using nanotechnology

  2012cites this paper
• Design of Fast Pipelined Multiplier using Modified Redundant Adder

  2012cites this paper
• Computer Architectures Using Nanotechnology

  2012cites this paper
• Fast Adder Design using Redundant Binary Numbers with Reduced Chip Complexity

  2011cites this paper
• Modeling and Implementation of Threshold Logic Circuits and Architectures

  2010cites this paper
• NDR based threshold logic fabric with memristive synapses

  2009cites this paper
• Fast Arithmetic Using Signed Digit Numbers and Ternary Logic

  2009cites this paper
• ADAPTIVE LOGIC SYNTHESIS BY FERROELECTRIC SPIKING NEURON CIRCUITS

  2008cites this paper
• A new symbolic substitution based addition algorithm

  2005cites this paper
• A novel circuit to implement linear threshold logic for digital computations

  2005cites this paper
• Carry Propagation Free Adder/Subtracter Using Adiabatic Dynamic CMOS Logic Circuit Technology

  2003cites this paper
• A linear threshold gate implementation in single electron technology

  2001cites this paper
• Author's Personal Copy Information and Computation Decomposition of Threshold Functions into Bounded Fan-in Threshold Functions

  year unknowncites this paper