MRTP: Mobile Ray Tracing Processor With Reconfigurable Stream Multi-Processors for High Datapath Utilization

No abstract is available for this paper.

• Publication year

  2012

• Venue

  IEEE Journal of Solid-State Circuits

• Publication date

  2012-02-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/JSSC.2011.2171417
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Programming Massively Parallel Processors. A Hands-on Approach

  2010cited by this paper
• A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches

  2009cited by this paper
• Bank-partition and multi-fetch scheme for floating-point special function units in multi-core systems

  2009cited by this paper
• Larrabee: a many-core x86 architecture for visual computing

  2008cited by this paper
• TRaX: A Multi-Threaded Architecture for Real-Time Ray Tracing

  2008cited by this paper
• Ray tracing deformable scenes using dynamic bounding volume hierarchies

  2007cited by this paper
• Ray-Triangle Intersection Algorithm for Modern CPU Architectures

  2007cited by this paper
• Realtime Ray Tracing on GPU with BVH-based Packet Traversal

  2007cited by this paper
• Interactive k-d tree GPU raytracing

  2007cited by this paper
• Packet-based whitted and distribution ray tracing

  2007cited by this paper
• Ray Tracing for the Movie `Cars'

  2006cited by this paper
• Ray Tracing on the Cell Processor

  2006influential reference
• Estimating Performance of a Ray-Tracing ASIC Design

  2006influential reference
• Design for Parallel Interactive Ray Tracing Systems

  2006cited by this paper
• B-KD trees for hardware accelerated ray tracing of dynamic scenes

  2006cited by this paper
• Optimizing Ray-Triangle Intersection via Automated Search

  2006cited by this paper
• Realtime ray tracing on current CPU architectures

  2006cited by this paper
• GPU-Assisted Ray Casting of Large Scenes

  2006cited by this paper
• RPU: a programmable ray processing unit for realtime ray tracing

  2005cited by this paper
• Power efficient processor architecture and the cell processor

  2005cited by this paper
• Interactive ray tracing

  2005cited by this paper
• Multi-level ray tracing algorithm

  2005cited by this paper
• Introduction to real-time ray tracing

  2005cited by this paper
• Realtime ray tracing of dynamic scenes on an FPGA chip

  2004cited by this paper
• Distributed interactive ray tracing of dynamic scenes

  2003cited by this paper
• Realtime Ray Tracing and its use for Interactive Global Illumination

  2003cited by this paper
• A Test of the 'Krugman Hypothesis' for the United States, Britain, and Western Germany

  2003cited by this paper
• A high-speed ray tracing engine built on a field-programmable system

  2003cited by this paper
• SaarCOR: a hardware architecture for ray tracing

  2002cited by this paper
• Ray tracing on programmable graphics hardware

  2002cited by this paper
• Subthreshold leakage modeling and reduction techniques

  2002cited by this paper
• Interactive Ray-Tracing on the 3DCGiRAM Architecture

  2002cited by this paper
• Dynamic Acceleration Structures for Interactive Ray Tracing

  2000cited by this paper
• Realistic ray tracing

  2000cited by this paper
• The rendering equation

  1998cited by this paper
• Fast, minimum storage ray/triangle intersection

  1997cited by this paper
• An introduction to ray tracing

  1989cited by this paper
• Interactive Rendering with Coherent Ray Tracing

  1986cited by this paper
• An improved illumination model for shaded display

  1979cited by this paper

• AQB8: Energy-Efficient Ray Tracing Accelerator through Multi-Level Quantization

  2025cites this paper
• ICARUS

  2022cites this paper
• A Survey on Bounding Volume Hierarchies for Ray Tracing

  2021cites this paper
• Mach-RT: A Many Chip Architecture for High Performance Ray Tracing

  2020cites this paper
• Hardware-Accelerated Dual-Split Trees

  2020cites this paper
• Mach-RT: a many chip architecture for ray tracing

  2019cites this paper
• Dual streaming for hardware-accelerated ray tracing

  2017cites this paper
• Toward Real-Time Ray Tracing

  2017influential citation
• Ray Tracing from a Data Movement Perspective

  2016cites this paper
• Memory Considerations for Low Energy Ray Tracing

  2015cites this paper
• Loop Optimization for Divergence Reduction on GPUs with SIMT Architecture

  2015cites this paper
• Efficient Ray Tracing Architectures

  2015influential citation
• Sibenik Cathedral 80 K triangles Fairy Forest 174 K triangles Crytek Sponza 262 K triangles Conference 283 K triangles Dragon 870 K triangles Dragon Box 870 K triangles Buddha 1

  2014cites this paper
• RayCore

  2014cites this paper
• Real-time ray tracing on coarse-grained reconfigurable processor

  2013cites this paper
• A Reconfigurable SIMT Processor for Mobile Ray Tracing With Contention Reduction in Shared Memory

  2013cites this paper
• An energy and bandwidth efficient ray tracing architecture

  2013cites this paper
• A hardware unit for fast SAH-optimised BVH construction

  2013cites this paper
• A Mobile Accelerator Architecture for Ray Tracing

  2012influential citation
• Implementation of a volume rendering on coarse-grained reconfigurable multiprocessor

  2012cites this paper