A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup

No abstract is available for this paper.

• Publication year

  2010

• Venue

  2010 IEEE Global Telecommunications Conference GLOBECOM 2010

• Publication date

  2010-12-01

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1109/GLOCOM.2010.5683639
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A Fast and Memory Efficient Dynamic IP Lookup Algorithm Based on B-Tree

  2009cited by this paper
• Optimizing routing tables on systems-on-chip with Content-Addressable Memories

  2008cited by this paper
• A TCAM Index Scheme for IP Address Lookup

  2006cited by this paper
• Content-addressable memory (CAM) circuits and architectures: a tutorial and survey

  2006cited by this paper
• Routing table partitioning for speedy packet lookups in scalable routers

  2006cited by this paper
• A longest prefix first search tree for IP lookup

  2005cited by this paper
• High Performance Embedded Route Lookup Coprocessor for Network Processors

  2005cited by this paper
• An on-chip IP address lookup algorithm

  2005cited by this paper
• An AND-type match-line scheme for energy-efficient content addressable memories

  2005cited by this paper
• A 143MHz 1.1W 4.5Mb dynamic TCAM with hierarchical searching and shift redundancy architecture

  2004cited by this paper
• A 0.7-fJ/bit/search 2.2-ns search time hybrid-type TCAM architecture

  2004cited by this paper
• A 0.7fJ/bit/search, 2.2ns search time hybrid type TCAM architecture

  2004cited by this paper
• Reducing routing table size using ternary-CAM

  2001influential reference

• A Latency-resource Aware FPGA Implementation of TCAM-based FIB

  2022cites this paper
• High Speed Route Lookup for Variable-Length IP Address

  2020cites this paper
• Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing

  2018cites this paper
• Implementation of memory-efficient linear pipelined IPv6 lookup and its significance in smart cities

  2018cites this paper
• A Fine-grained Integrated IP Lookup Engine for Multigigabit IP Processing

  2018cites this paper
• Scalable memory-less architecture for string matching with FPGAs

  2017cites this paper
• A hash based architecture of longest prefix matching for fast IP processing

  2016cites this paper
• An SRAM-based novel hardware architecture for longest prefix matching for IP route lookup

  2016influential citation
• A 9-T 833-MHz 1.72-fJ/Bit/Search Quasi-Static Ternary Fully Associative Cache Tag With Selective Matchline Evaluation for Wire Speed Applications

  2016cites this paper
• SRAM based longest prefix matching approach for multigigabit IP processing

  2015influential citation
• TCAM-based classification using divide-and-conquer for range expansion

  2014cites this paper
• A hierarchical hashing scheme to accelerate longest prefix matching

  2014cites this paper
• Development and analysis of energy efficient match-line sensing circuits for high-speed ternary content addressable memory

  2013cites this paper
• A hierarchical high-throughput and low power architecture for longest prefix matching for packet forwarding

  2013cites this paper
• Including network routers in forensic investigation

  2013cites this paper
• Content-based route lookup using CAMs

  2012cites this paper
• Using TCAM efficiently for IP route lookup

  2011cites this paper
• SCALABLE PACKET PROCESSING FOR HIGH-SPEED NETWORKS

  2011cites this paper
• A new high performance PBV-based approach for simultaneous packet classification and conflict detection

  2011cites this paper