Improvements for the applicability of power-watermarking to embedded IP cores protection: e-coreIPP

No abstract is available for this paper.

• Publication year

  2015

• Venue

  Digit. Signal Process.

• Publication date

  2015-09-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1016/J.DSP.2015.05.007
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Design Time Optimization for Hardware Watermarking Protection of HDL Designs

  2015cited by this paper
• RFID based access control protection scheme for SRAM FPGA IP cores

  2013cited by this paper
• Hardware IP Protection During Evaluation Using Embedded Sequential Trojan

  2012cited by this paper
• Synthesis and Implementation of UART Using VHDL Codes

  2012cited by this paper
• Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol

  2012cited by this paper
• Intellectual property protection (IPP) using obfuscation in C, VHDL, and Verilog coding

  2011cited by this paper
• Multiplexing methods for power watermarking

  2010cited by this paper
• Watermarking strategies for IP protection of micro-processor cores

  2010cited by this paper
• Verifying the authenticity of chip designs with the DesignTag system

  2008cited by this paper
• Power Signature Watermarking of IP Cores for FPGAs

  2008cited by this paper
• Principles of Modern Digital Design

  2007cited by this paper
• Intellectual property protection of IP cores through high-level watermarking

  2007cited by this paper
• IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores

  2007cited by this paper
• Behavioral synthesis techniques for intellectual property protection

  2005cited by this paper
• Watermarking Techniques for Electronic Circuit Design

  2002cited by this paper
• Digital watermarking

  2002cited by this paper
• Manchester encoding: opposing definitions resolved

  2000cited by this paper
• Reuse methodology manual for system-on-chip designs

  1998cited by this paper
• Watermarking techniques for intellectual property protection

  1998cited by this paper
• Residue Arithmetic A Tutorial with Examples

  1984cited by this paper
• Shift-register synthesis and BCH decoding

  1969cited by this paper
• Nonbinary BCH decoding (Abstr.)

  1968cited by this paper
• Communication Systems

  1968cited by this paper

• Hardware IP watermarking and verification strategy in high level synthesis

  2025cites this paper
• Digital Implementation of Radial Basis Function Neural Networks Based on Stochastic Computing

  2023cites this paper
• Quadruple phase watermarking during high level synthesis for securing reusable hardware intellectual property cores

  2023cites this paper
• Revisiting Multiple Ring Oscillator-Based True Random Generators to Achieve Compact Implementations on FPGAs for Cryptographic Applications

  2023cites this paper
• A Satisfibility based Watermarking Approach for Hardware Security in High Level Synthesis

  2023cites this paper
• Time- and Amplitude-Controlled Power Noise Generator against SPA Attacks for FPGA-Based IoT Devices

  2022influential citation
• Unified Compact ECC-AES Co-Processor with Group-Key Support for IoT Devices in Wireless Sensor Networks

  2018cites this paper
• Hardware Activation by Means of PUFs and Elliptic Curve Cryptography in Field-Programmable Devices

  2016cites this paper