A 25 Gb/s 1.13 pJ/b −10.8 dBm Input Sensitivity Optical Receiver in 40 nm CMOS

No abstract is available for this paper.

• Publication year

  2017

• Venue

  IEEE Journal of Solid-State Circuits

• Publication date

  2017-02-17

• Fields of study

  Physics, Computer Science, Engineering

• Identifiers
  DOI 10.1109/JSSC.2016.2639534
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Design Of Integrated Circuits For Optical Communications

  2016cited by this paper
• A 25 Gb/s 3D-Integrated CMOS/Silicon-Photonic Receiver for Low-Power High-Sensitivity Optical Communication

  2016cited by this paper
• 23.6 A 30Gb/s 0.8pJ/b 14nm FinFET receiver data-path

  2016cited by this paper
• A 30-Gb/s 1.37-pJ/b CMOS Receiver for Optical Interconnects

  2015cited by this paper
• 22.3 A 4-to-11GHz injection-locked quarter-rate clocking for an adaptive 153fJ/b optical receiver in 28nm FDSOI CMOS

  2015influential reference
• 8.4 A 28Gb/s 1pJ/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS

  2014cited by this paper
• A 2 × 20-Gb/s, 1.2-pJ/bit, time-interleaved optical receiver in 40-nm CMOS

  2014cited by this paper
• ISSCC 2013 / SESSION 7 / OPTICAL TRANSCEIVERS AND SILICON PHOTONICS / 7 . 8 7 . 8 Optical Receivers Using DFE-IIR Equalization

  2013cited by this paper
• A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication

  2013cited by this paper
• A 4× 25-to-28Gb/s 4.9mW/Gb/s −9.7dBm high-sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects

  2013cited by this paper
• An 18.6Gb/s double-sampling receiver in 65nm CMOS for ultra-low-power optical communication

  2012influential reference
• 25Gb/s 3.6pJ/b and 15Gb/s 1.37pJ/b VCSEL-based optical links in 90nm CMOS

  2012cited by this paper
• A Monolithically-Integrated Optical Receiver in Standard 45-nm SOI

  2012cited by this paper
• 10 Gbps, 530 fJ/b optical transceiver circuits in 40 nm CMOS

  2011influential reference
• A 10-Gb/s OEIC with Meshed Spatially-Modulated Photo Detector in 0.18-$\mu{\hbox {m}}$ CMOS Technology

  2011cited by this paper
• A 90 nm CMOS 16 Gb/s Transceiver for Optical Interconnects

  2008influential reference
• A 90nm CMOS 16Gb/s Transceiver for Optical Interconnects

  2007cited by this paper
• A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver With a 2-Tap DFE Using Soft Decisions

  2006cited by this paper
• - Gb / s Limiting Amplifier and Laser / Modulator Driver in 0 . 18-m CMOS Technology

  2001cited by this paper

• A 256 × 192 -Pixel Direct Time-of-Flight LiDAR Receiver With a Current-Integrating-Based AFE Supporting 240-m-Range Imaging

  2024cites this paper
• A 10-Gb/s Inductorless Low-Power TIA With a 400-fF Low-Speed Avalanche Photodiode Realized in CMOS Process

  2023cites this paper
• An Inductorless Optical Receiver Front-End Employing a High Gain-BW Product Differential Transimpedance Amplifier in 16-nm FinFET Process

  2023cites this paper
• Optimal Optical Receivers in Nanoscale CMOS: A Tutorial

  2022cites this paper
• A Comparative Study of High Speed Optical Receiver Implementation in CMOS, SiGe, SOI, and FinFET

  2022influential citation
• The tradeoff between noise, data rate, and power consumption of transimpedance amplifiers for optical receivers

  2021cites this paper
• A 32 Gb/s PAM-4 Optical Transceiver With Active Back Termination in 40 nm CMOS Technology

  2021cites this paper
• A High-Speed Moving Average Integrator in Silicon Photonics for TIA-Less Receivers

  2020cites this paper
• High Sensitivity and Dynamic-Range 25 Gbaud Silicon Receiver Chipset With Current-Controlled DC Adjustment Path and Cube-Shape Ge-on-Si PD

  2020cites this paper
• A 22-Gb/s Time-Interleaved Low-Power Optical Receiver With a Two-Bit Integrating Front End

  2020cites this paper
• A 17 Gbps 156 fJ/bit Two-Channel Optical Receiver With Optical-Input Split and Delay in 65 nm CMOS

  2020cites this paper
• A 25-Gb/s high-sensitivity transimpedance amplifier with bandwidth enhancement

  2020cites this paper
• A 26-Gb/s 3-D-Integrated Silicon Photonic Receiver in BiCMOS-55 nm and PIC25G With – 15.2-dBm OMA Sensitivity

  2019cites this paper
• A 53-Gbit/s Optical Receiver Frontend With 0.65 pJ/bit in 28-nm Bulk-CMOS

  2019cites this paper
• A 40-GHz Mirrored-Cascode Differential Transimpedance Amplifier in 65-nm CMOS

  2019cites this paper
• A 25-Gb/s, 2.1-pJ/bit, Fully Integrated Optical Receiver With a Baud-Rate Clock and Data Recovery

  2019cites this paper
• A Fully Integrated 25 Gb/s Low-Noise TIA+CDR Optical Receiver Designed in 40-nm-CMOS

  2019cites this paper
• A 2.5-Gb/s CMOS optical receiver with wide dynamic range using dual AGCs

  2019cites this paper
• A 26-Gb/s 3-D-Integrated Silicon Photonic Receiver in BiCMOS-55 nm and PIC25G With −15.2-dBm OMA Sensitivity

  2019cites this paper
• A 32 Gb/s, 4.7 pJ/bit Optical Link With −11.7 dBm Sensitivity in 14-nm FinFET CMOS

  2018cites this paper
• Circuits for Electronic-Photonic Integration

  2018cites this paper
• Indoor optical wireless communications supporting secure multiple access

  2018cites this paper
• 3D-Integrated Transceiver for Optical Communications

  2018cites this paper
• High Speed Energy Efficient Optical Receiver

  2018cites this paper
• A 53 dB $\Omega~7$ -GHz Inductorless Transimpedance Amplifier and a 1-THz+ GBP Limiting Amplifier in 0.13- $\mu$ m CMOS

  2018cites this paper
• A 56Gbps PAM-4 optical receiver front-end

  2017cites this paper