An interactive codesign environment for domain-specific coprocessors

No abstract is available for this paper.

• Publication year

  2006

• Venue

  TODE

• Publication date

  Unknown publication date

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/1124713.1124719
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• A side-channel leakage free coprocessor IC in 0.18/spl mu/m CMOS for embedded AES-based cryptographic and biometric processing

  2005cited by this paper
• Interactive cosimulation with partial evaluation

  2004cited by this paper
• Embedded Software Integration for Coarse-grain Reconfigurable Architectures

  2004cited by this paper
• Engineering the Complex SOC

  2004cited by this paper
• Native ISS-SystemC integration for the co-simulation of multi-processor SoC

  2004cited by this paper
• Java cryptography on KVM and its performance and security optimization using HW/SW co-design techniques

  2004cited by this paper
• Integrated modeling and generation of a reconfigurable network-on-chip

  2004influential reference
• Design and Verification Languages

  2004cited by this paper
• Application-specific instruction generation for configurable processor architectures

  2004cited by this paper
• The Softening of Hardware

  2003cited by this paper
• Flexible and formal modeling of microprocessors with application to retargetable simulation

  2003cited by this paper
• A compact and efficient fingerprint verification system for secure embedded devices

  2003cited by this paper
• A Sophomore Course in Codesign

  2002cited by this paper
• A universal technique for fast and flexible instruction-set architecture simulation

  2002cited by this paper
• A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language

  2001cited by this paper
• Readings in hardware / software co-design

  2001cited by this paper
• Platform Tuning for Embedded Systems Design

  2001cited by this paper
• A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA

  2001cited by this paper
• Methodology for hardware/software co-verification in C/C++

  2000cited by this paper
• A new algorithm for elimination of common subexpressions

  1999cited by this paper
• Advanced Compiler Design and Implementation

  1997cited by this paper
• Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits

  1997cited by this paper
• Fixed-point optimization utility for C and C++ based digital signal processing programs

  1995cited by this paper
• Synthesis and Optimization of Digital Circuits

  1994cited by this paper
• Partial evaluation and automatic program generation

  1993cited by this paper
• Automatic generation of compiled simulations through program specialization

  1991cited by this paper
• Demand Driven Simulation: BACKSIM

  1987cited by this paper

• Simulators and Emulators for WSNs

  2020cites this paper
• AVRS: emulating AVR microcontrollers for reverse engineering and security testing

  2020cites this paper
• CONSTRUCTING VERTICALLY INTEGRATED HARDWARE DESIGN METHODOLOGIES USING EMBEDDED DOMAIN-SPECIFIC LANGUAGES AND JUST-IN-TIME OPTIMIZATION

  2015cites this paper
• Performance Estimation in HW/SW Co-simulation

  2015cites this paper
• SEED and ARIA algorithm design methods using GEZEL

  2014cites this paper
• PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research

  2014cites this paper
• Hardware-Software Co-Design for Sensor Nodes in Wireless Networks

  2013influential citation
• Secure and Efficient Implementations of Cryptographic Primitives

  2012cites this paper
• A software-hardware emulator for sensor networks

  2011cites this paper
• SUNSHINE: Integrate TOSSIM and P-Sim

  2011cites this paper
• Automatically deriving information-theoretic bounds for adaptive side-channel attacks

  2011cites this paper
• Electromagnetic Techniques and Probes for Side-Channel Analysis on Cryptographic Devices

  2010cites this paper
• Optimized System-on-Chip Integration of a Programmable ECC Coprocessor

  2010cites this paper
• Project-Team FORMES FOrmal Methods for Embedded Systems

  2010cites this paper
• Electromagnetic Techniques and Probes for Side-Channel Analysis on Cryptographic Devices (Elektromagnetische technieken en probes voor nevenkanaalsanalyse op cryptografische toestellen)

  2010influential citation
• Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform

  2009cites this paper
• Team FORMES FOrmal Methods for Embedded Systems

  2009cites this paper
• Elliptic-curve cryptographic architectures for system-on-chip based on field programmable gate arrays

  2009cites this paper
• Virtual ARM Platform for embedded system developers

  2008cites this paper
• Virtual ARM Simulation Platform for Embedded System Developers

  2008cites this paper
• A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor Systems

  2008cites this paper
• Formally Bounding the Side-Channel Leakage in Unknown-Message Attacks

  2008influential citation
• Energy and Performance Evaluation of an FPGA-Based SoC Platform with AES and PRESENT Coprocessors

  2008cites this paper
• Profiling Tools for FPGA-Based Embedded Systems: Survey and Quantitative Comparison

  2008cites this paper
• Semantics and Verification of a Language for Modelling Hardware Architectures

  2007cites this paper
• Formal approaches to countering side-channel attacks

  2007cites this paper
• An information-theoretic model for adaptive side-channel attacks

  2007influential citation
• Design with race-free hardware semantics

  2006cites this paper
• Implementation-oriented Simulation-oriented Implementation-oriented Design with Race-free Hardware Semantics

  year unknowncites this paper