Optimized design of full-subtractor using new SRG reversible logic gates and VHDL simulation

Md Samiur Rahman,S. Waheed,A. Bahar

Published 2015 in International Conference on E-Learning and E-Technologies in Education

ABSTRACT

No abstract is available for this paper.

PUBLICATION RECORD

  • Publication year

    2015

  • Venue

    International Conference on E-Learning and E-Technologies in Education

  • Publication date

    2015-11-01

  • Fields of study

    Computer Science, Engineering

  • Identifiers
  • External record

    Open on Semantic Scholar

  • Source metadata

    Semantic Scholar

CITATION MAP

EXTRACTION MAP

CLAIMS

  • No claims are published for this paper.

CONCEPTS

  • No concepts are published for this paper.