Low area/power decimal addition with carry-select correction and carry-select sum-digits

No abstract is available for this paper.

• Publication year

  2014

• Venue

  Integr.

• Publication date

  2014-09-01

• Fields of study

  Mathematics, Computer Science, Engineering

• Identifiers
  DOI 10.1016/j.vlsi.2014.01.004
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Efficient modulo 2n+1 multiply and multiply-add units based on modified Booth encoding

  2014cited by this paper
• Arithmetic operations in digital computers

  2013cited by this paper
• Improved Decimal Floating-Point Logarithmic Converter Based on Selection by Rounding

  2012cited by this paper
• Decimal floating-point antilogarithmic converter based on selection by rounding: algorithm and architecture

  2012cited by this paper
• IBM POWER7 multicore server processor

  2011cited by this paper
• Efficient Online Self-Checking Modulo 2^n+1 Multiplier Design

  2011cited by this paper
• Efficient modulo 2n±1 squarers

  2011cited by this paper
• Decimal CORDIC Rotation based on Selection by Rounding: Algorithm and Architecture

  2011cited by this paper
• The IBM zEnterprise-196 Decimal Floating-Point Accelerator

  2011cited by this paper
• Multi-operand Decimal Adder Trees for FPGAs

  2010cited by this paper
• Improved Design of High-Performance Parallel Decimal Multipliers

  2010cited by this paper
• Constant addition with flagged binary adder architectures

  2010cited by this paper
• Efficient modulo 2n + 1 multipliers for diminished-1 representation

  2010cited by this paper
• Energy and Delay Improvement via Decimal Floating Point Units

  2009cited by this paper
• Improving the Speed of Parallel Decimal Multiplication

  2009cited by this paper
• High-performance decimal floating point units

  2009cited by this paper
• A High-Performance Significand BCD Adder with IEEE 754-2008 Decimal Rounding

  2009cited by this paper
• Performance analysis of decimal floating-point libraries and its impact on decimal hardware and software solutions

  2009cited by this paper
• New insights on Ling adders

  2008cited by this paper
• Improved combined binary/decimal fixed-point multipliers

  2008cited by this paper
• Reduced Delay BCD Adder

  2007cited by this paper
• The Effect of the System Specification on the Optimal Selection of Clocked Storage Elements

  2007cited by this paper
• Reconfigurable Universal Adder

  2007cited by this paper
• A New Family of High.Performance Parallel Decimal Multipliers

  2007cited by this paper
• IBM POWER6 accelerators: VMX and DFU

  2007cited by this paper
• Novel Power-Delay-Area-Efficient Approach to Generic Modular Addition

  2007cited by this paper
• A radix-10 SRT divider based on alternative BCD codings

  2007cited by this paper
• IEEE 754R Decimal Floating-Point Arithmetic: Reliable and Efficient Implementation for Intel Architecture Platforms

  2007cited by this paper
• U . S . Patent

  2006cited by this paper
• High-speed multioperand decimal adders

  2005cited by this paper
• A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS

  2004cited by this paper
• The IBM eServer z990 microprocessor

  2004cited by this paper
• Decimal floating-point: algorism for computers

  2003cited by this paper
• The decNumber C library

  2003cited by this paper
• A 4 GHz 130 nm address generation unit with 32-bit sparse-tree adder core

  2002cited by this paper
• A decimal floating-point specification

  2001cited by this paper
• The IBM z900 decimal arithmetic unit

  2001influential reference
• Efficient VLSI implementation of modulo (2/sup n//spl plusmn/1) addition and multiplication

  1999cited by this paper
• The Electronic Numerical Integrator and Computer (ENIAC)

  1996cited by this paper
• A reduced area scheme for carry-select adders

  1990cited by this paper
• A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations

  1973influential reference
• High Speed Decimal Addition

  1971cited by this paper
• The IBM system/360 model 91: floating-point execution unit

  1967cited by this paper
• Fingers or fists? (the choice of decimal or binary representation)

  1959cited by this paper
• The International Workshop on Computer Architecture for Machine Perception and Sensing Multisensor Data Fusion Schemes for Wireless Sensor Networks

  year unknowncited by this paper

• Design of energy-efficient and high-speed hybrid decimal adder

  2025influential citation
• Analysis and efficient implementation of IEEE-754 decimal floating point adders/subtractors in FPGAs for DPD and BID encoding

  2023cites this paper
• FPGA in Decimal Arithmetic

  2021cites this paper
• Layout parameter analysis in Shannon expansion theorem based on 32 bit adder circuit

  2017cites this paper
• Decimal addition on FPGA based on a mixed BCD/excess-6 representation

  2017cites this paper
• An optimized reconfigurable architecture for hardware implementation of decimal arithmetic

  2017cites this paper
• FPGA-specific decimal sign-magnitude addition and subtraction

  2016influential citation
• Low-power and area efficient binary coded decimal adder design using a look up table-based field programmable gate array

  2016cites this paper
• Conditional speculative mixed decimal/binary adders via binary-coded-chiliad encoding

  2016cites this paper
• IJSRD-International Journal for Scientific Research & Development| Vol. 3, Issue 03, 2015 | ISSN (online): 2321-0613

  2015influential citation
• Leakage power reduction in MTCMOS based high speed adders

  2015cites this paper