FPGA based Network Intrusion Detection System

Network Intrusion Detection System (NIDS) provides better protection to our system and to the entire network from the malicious attacks spreading over internet. The hardware based NIDS are becoming more prominent since the software based NIDS are not able to support the high performance demands. FPGA based implementation provides re-configurability, scalability, parallelism and pipelining capability. So, it is the exact solution for the adaptable environment. In this work, we have designed an overall architecture of the proposed NIDS and implemented a low power consuming signature matching architecture. The performance of the signature matching architecture is higher than the software architectures. Also, the power consumption and complexity are lower than the existing hardware based signature matching techniques. Moreover, the modules are executed in parallel and thus provide considerable speed in execution.

• Publication year

  2016

• Venue

  Unknown venue

• Publication date

  Unknown publication date

• Fields of study

  Not labeled

• Identifiers
  DOI 10.21311/001.39.8.04
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Composite Prediction Method of Network Security Situation Based on CEEMD and Time Series Estimation

  2016cited by this paper
• FPGA based Power Efficient Binary Search for Signature Matching in Hardware NIDS

  2016cited by this paper
• A Novel Similar Temporal System Call Pattern Mining for Efficient Intrusion Detection

  2016cited by this paper
• Attribute-Based Threshold Key-Insulated Signature

  2016cited by this paper
• Using Data Mining Algorithms for Developing a Model for Intrusion Detection System (IDS)

  2015cited by this paper
• A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing

  2013cited by this paper
• A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security

  2012cited by this paper
• Efficient Pattern Matching Algorithm for Memory Architecture

  2011cited by this paper
• Accelerating String Matching Using Multi-Threaded Algorithm on GPU

  2010cited by this paper
• High Concurrence Wu-Manber Multiple Patterns Matching Algorithm

  2009cited by this paper
• Design of a low power content addressable memory (cam)

  2009cited by this paper
• Performance of FPGA implementation of bit-split architecture for intrusion detection systems

  2006cited by this paper
• Content-addressable memory (CAM) circuits and architectures: a tutorial and survey

  2006cited by this paper
• A high throughput string matching architecture for intrusion detection and prevention

  2005cited by this paper
• Fast and scalable pattern matching for content filtering

  2005cited by this paper
• ISNR measure on deblurred blind images using Weiner filter

  year unknowncited by this paper

• Integrity Verification for SCADA Devices Using Bloom Filters and Deep Packet Inspection

  2014cites this paper