Share Data Placement Optimizations to Reduce Multiprocessor Cache Miss Rates

No abstract is available for this paper.

• Publication year

  1990

• Venue

  International Conference on Parallel Processing

• Publication date

  Unknown publication date

• Fields of study

  Computer Science, Engineering

• Identifiers

  No identifiers available.

• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• No references are available for this paper.

• General-Purpose Multicore Architectures

  2024cites this paper
• Parallelism

  2019cites this paper
• Implicit Acceleration of Critical Sections via Unsuccessful Speculation ∗

  2015cites this paper
• A logical memory model for scaling parallel multimedia workloads

  2015cites this paper
• Improving GPU Shared Memory Access Efficiency

  2014cites this paper
• DeFT: Design space exploration for on-the-fly detection of coherence misses

  2011cites this paper
• A compiler framework for restructuring data declarations to enhance cache and TLB effectiveness

  2010cites this paper
• An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth

  2010cites this paper
• Low-cost and efficient architectural support for correctness and performance debugging

  2009cites this paper
• TAMING FALSE SHARING IN PARALLEL PROGRAMS

  2009cites this paper
• Object-Size and Call-Site Tracing based Shared Memory Allocator for False Sharing Reduction in DSM Systems

  2008cites this paper
• Incrementally parallelizing database transactions with thread-level speculation

  2008cites this paper
• SCSTallocator: Sized and Call-Site Tracing-Based Shared Memory Allocator for False Sharing Reduction in Page-Based DSM Systems

  2007cites this paper
• International Conference on Parallel Processing Degenerate Sharing

  2006cites this paper
• CSTallocator: Call-Site Tracing Based Shared Memory Allocator for False Sharing Reduction in Page-Based DSM Systems

  2006cites this paper
• Reducing coherence overhead and boosting performance of high-end SMP multiprocessors running a DSS workload

  2005cites this paper
• Speeding-up multiprocessors running DBMS workloads through coherence protocols

  2004cites this paper
• Title Reduction of false sharing by using process affinity in page-based distributed shared memory mutiprocessor systems

  2004cites this paper
• Algorithms for Memory Hierarchies

  2003cites this paper
• An Overview of Cache Optimization Techniques and Cache-Aware Numerical Algorithms

  2002cites this paper
• An algorithm for the Classification of Coherence Related Overhead in Shared-Bus Shared-Memory Multiprocessors

  2001cites this paper
• Parallel Data Mining for Association Rules on Shared-Memory Systems

  2001cites this paper
• Silent Stores and Store Value Locality

  2001cites this paper
• Compiler Optimizations for High Performance Architectures

  2001cites this paper
• Data locality optimizations for multigrid methods on structured grids

  2001cites this paper
• Techniques for Optimizing Applications: High Performance Computing

  2001cites this paper
• On the value locality of store instructions

  2000cites this paper
• Laziest write posting on bus-based SMPs

  2000cites this paper
• Evaluation of a Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Multithreaded Multiprocessors

  1999cites this paper
• Cache miss equations: a compiler framework for analyzing and tuning memory behavior

  1999cites this paper
• Techniques for Improving the Cache Performance in Parallel Applications

  1999cites this paper
• A Coherence Protocol for the Elimination of Passive Sharing in Single and Multiple Threaded Shared-Bus Shared-Memory Multiprocessors

  1999cites this paper
• PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors

  1999influential citation
• Tolerating latency in multiprocessors through compiler-inserted prefetching

  1998cites this paper
• Memory Placement Techniques for Parallel Association Mining

  1998cites this paper
• Efficient Machine-Independent Programming of High-Performance Multiprocessors

  1998cites this paper
• Parallel Data Mining for Association Rules on Shared-memory Systems

  1998cites this paper
• Data transformations for eliminating conflict misses

  1998cites this paper
• Parallelizing Compiler Techniques Based on Linear Inequalities

  1997cites this paper
• Compiler optimizations for eliminating cache conflict misses

  1997cites this paper
• Accurate Data Distribution into Blocks may Boost Cache Performance

  1997cites this paper
• A Performance Study on Bounteous Transfer in Multiprocessor Sectored Caches

  1997cites this paper
• An innovative implementation for directory-based cache coherence in shared memory multiprocessors

  1997cites this paper
• False sharing elimination by selection of runtime scheduling parameters

  1997cites this paper
• On the effectiveness of sectored caches in reducing false sharing misses

  1997cites this paper
• Custom Memory Placement for Parallel Data Mining

  1997cites this paper
• An Optical Bus Computer Cluster with a deferred cache coherence protocol

  1996cites this paper
• Formal verification of delayed consistency protocols

  1996cites this paper
• Reduction of false sharing by using process affinity in page-based distributed shared memory multiprocessor systems

  1996cites this paper
• An effective shared memory allocator for reducing false sharing in NUMA multiprocessors

  1996cites this paper
• An Analysis of Degenerate Sharing and False Coherence

  1996cites this paper
• Algorithms for categorizing multiprocessor communication under invalidate and update-based coherence protocols

  1995cites this paper
• A compiler algorithm that reduces read latency in ownership-based cache coherence protocols

  1995cites this paper
• A Lazy, Self-optimizing Parallel Matrix Library

  1995cites this paper
• Data and computation transformations for multiprocessors

  1995cites this paper
• A dynamic cache sub-block design to reduce false sharing

  1995cites this paper
• Effective cache prefetching on bus-based multiprocessors

  1995cites this paper
• Paper : A Lazy , Self-optimising Parallel Matrix Library

  1995cites this paper
• Essential Misses and Data Traffic in Coherence Protocols

  1995cites this paper
• Reducing false sharing on shared memory multiprocessors through compile time data transformations

  1995cites this paper
• Directions in Parallel Programming: HPF, Shared Virtual Memory and Object Parallelism in pC++

  1994cites this paper
• An evaluation of a compiler optimization for improving the performance of a coherence directory

  1994cites this paper
• Eliminating Useless Messages in Write-Update Protocols on Scalable Multiprocessors

  1994cites this paper
• A Distributed Shared Memory System with Self-Adjusting Coherence Scheme

  1994cites this paper
• Degenerate Sharing

  1994cites this paper
• Performance evaluation of hybrid hardware and software distributed shared memory protocols

  1994cites this paper
• Static Analysis of Barrier Synchronization in Explicitly Parallel Programs

  1994cites this paper
• Memory latency reduction via data prefetching and data forwarding in shared memory multiprocessors

  1994cites this paper
• Factors Affecting False Sharing on Page-Granularity Cache-Coherent Shared-Memory Multiprocessors

  1994cites this paper
• Staggering and blocking: a technique to optimize the parallel programs for large scale parallel processing systems

  1994cites this paper
• Design considerations for optical interconnects in parallel computers

  1994cites this paper
• Tolerating latency through software-controlled data prefetching

  1994cites this paper
• Reducing page-fault delays in a MIMD distributed virtual shared memory

  1994cites this paper
• Software assistance for directory-based caches

  1994cites this paper
• Limitations Of Cache Prefetching On A Bus-based Multiprocessor

  1993cites this paper
• False sharing and its effect on shared memory performance

  1993cites this paper
• An empirical comparison of the Kendall Square Research KSR-1 and Stanford DASH multiprocessors

  1993cites this paper
• The Detection And Elimination Of Useless Misses In Multiprocessors

  1993cites this paper
• Cache protocols with partial block invalidations

  1993cites this paper
• An Architecture-Independent Analysis of False Sharing

  1993cites this paper
• Region-Oriented Main Memory Management in Shared-Memory NUMA Multiprocessors

  1992cites this paper
• Software caching on cache-coherent multiprocessors

  1992influential citation
• Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures

  1992cites this paper
• Reconciling Sharing and Spatial Locality using Adjustable Block Size Coherent Caches

  1992cites this paper
• Adjustable Block Size Coherent Caches

  1992cites this paper
• Visualising Sharing Behaviour in relation to Shared Memory Management

  1992cites this paper
• A performance evaluation of optimal hybrid cache coherency protocols

  1992cites this paper
• Multiprocessor performance debugging and memory bottlenecks

  1992cites this paper
• Reduction of Cache Coherence Overhead by Compiler Data Layout and Loop Transformation

  1991cites this paper
• Delayed consistency and its effects on the miss rate of parallel programs

  1991cites this paper