Monitor-Based Formal Specification of PCI

No abstract is available for this paper.

• Publication year

  2000

• Venue

  Formal Methods in Computer-Aided Design

• Publication date

  2000-11-01

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1007/3-540-40922-X_21
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Executable Protocol Specification in ESL

  2000cited by this paper
• A Theory of Consistency for Modular Synchronous Systems

  2000cited by this paper
• Counterexample-guided choice of projections in approximate symbolic model checking

  2000cited by this paper
• Verifying IP-core based system-on-chip designs

  1999cited by this paper
• Design Constraints in Symbolic Model Checking

  1998cited by this paper
• Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem

  1998cited by this paper
• Sequential circuit verification using symbolic model checking

  1990cited by this paper
• Trace theory for automatic hierarchical verification of speed-independent circuits

  1989cited by this paper
• Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits

  1988cited by this paper
• Automatic verification of finite-state concurrent systems using temporal logic specifications

  1986cited by this paper

• An Approach for Detecting Malicious Emails Using Runtime Monitoring with Hidden Data

  2016cites this paper
• Modal Transition Systems as the Basis for Interface Theories and Product Lines

  2015cites this paper
• Formal Specifications for an Electrical Power Grid System Stability and Reliability

  2015cites this paper
• Runtime verification of microcontroller binary code

  2014cites this paper
• Microprocessor Hardware Self-Test Architecture for On-Line Testing

  2014cites this paper
• Safe design method of embedded systems based on COTS

  2013cites this paper
• Safe Design Method of COTS based embedded systems based on COTS. (Conception sûre de Systèmes embarqués à Base de COTS)

  2013cites this paper
• Runtime verification of embedded real-time systems

  2013cites this paper
• Verification of switching network properties using satisfiability

  2012cites this paper
• Parallel runtime verification of temporal properties for embedded software

  2012cites this paper
• A runtime verification unit for microcontrollers

  2012cites this paper
• An Incremental Approach for Hardware Discrete Controller Synthesis

  2012cites this paper
• First-order theorem proving based verification of the PCI-X bus architecture

  2011cites this paper
• TLM protocol compliance checking at the Electronic System Level

  2011cites this paper
• HPChecker: An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification Mechanisms

  2010cites this paper
• A synthesizable AXI protocol checker for SoC integration

  2010cites this paper
• FSM-Based Formal Compliance Verification of Interface Protocols

  2010cites this paper
• System-on-Chip Protocol Compliance Verification Using Interval Property Checking

  2009cites this paper
• Towards Safe Design of Synchronous Bus Protocols in Event-B

  2009cites this paper
• Automatic Verification Stimulus Generation for Interface Protocols Modeled With Non-Deterministic Extended FSM

  2009cites this paper
• A re-use methodology for formal SoC protocol compliance verification

  2009cites this paper
• Auxiliary state machines + context-triggered properties in verification

  2008cites this paper
• An Overview of Formal Hardware Specification Languages

  2008cites this paper
• A technique of automatic monitor generation based on FSM

  2008cites this paper
• Verification and Security Issues in On-Chip Communication Architecture Design

  2008cites this paper
• System-on-Chip Protocol Compliance Verification Using Interval Property Checking

  2008cites this paper
• On-Chip Communication Architectures: System on Chip Interconnect

  2008cites this paper
• System Level Techniques for Verification and Synchronization after Local Design Refinements

  2007cites this paper
• BUSpec: A framework for generation of verification aids for standard bus protocol specifications

  2007cites this paper
• Specification, Synthesis, and Simulation of Transactor Processes

  2007cites this paper
• A Design for Verification Approach Using an Embedding of PSL in aSML

  2007cites this paper
• Constraint-based verification

  2006cites this paper
• Design for Verification of the PCI-X Bus

  2006cites this paper
• A monitor generation method for formal monitor-based verification considering input constraints

  2006cites this paper
• Design for verification of a PCI-X bus model

  2006cites this paper
• A priori formal coverage analysis for protocol properties

  2006cites this paper
• Modeling and verification of some communication protocols

  2006cites this paper
• Analyzing the Impact of Protocol Changes on Tests

  2006cites this paper
• Formal compliance verification of interface protocols

  2005cites this paper
• A formal framework for modeling and analysis of system-level dynamic power management

  2005influential citation
• Live sequence charts applied to hardware requirements specification and verification

  2005cites this paper
• Applying formal techniques in simulation-based verification

  2005cites this paper
• An executable specification of the PCI-X bus standard in AsmL

  2005cites this paper
• Stimulus generation for interface protocol verification using the nondeterministic extended finite state machine model

  2005cites this paper
• A framework for system level verification: the systemc case

  2005cites this paper
• XFM: An incremental methodology for developing formal models

  2005cites this paper
• Preserving consistency of runtime monitors across protocol changes

  2005cites this paper
• An Approach for the Verification of SystemC Designs Using AsmL

  2005cites this paper
• Automatic monitor generation from regular expression based specifications for module interface verification

  2005cites this paper
• Tightly integrate dynamic verification with formal verification: a GSTE based approach

  2005cites this paper
• SIMULATION SYMBOLIQUE DES CIRCUITS DÉCRITS AU NIVEAU ALGORITHMIQUE

  2005cites this paper
• On the design and verification methodology of the look-aside interface

  2005cites this paper
• The BUSpec platform for automated generation of verification aids for standard bus protocols

  2004cites this paper
• Design for verification of a PCI bus in SystemC

  2004cites this paper
• Generating monitor circuits for simulation-friendly GSTE assertion graphs

  2004cites this paper
• Semantic foundations for heterogeneous systems

  2004cites this paper
• Extreme formal modeling (XFM) for hardware models

  2004cites this paper
• On compliance test of on-chip bus for SOC

  2004cites this paper
• Formal hardware specification languages for protocol compliance verification

  2004cites this paper
• Generating dynamic verification tools for generalized symbolic trajectory evaluation (GSTE)

  2004cites this paper
• XFM: extreme formal method for capturing formal specification into abstract models

  2004cites this paper
• Synthesizing checkers for on-line verification of System-on-Chip designs

  2003cites this paper
• Efficient generation of monitor circuits for GSTE assertion graphs

  2003cites this paper
• A Verification Synergy : Constraint-Based Verification

  2003cites this paper
• Generator- b a se d Veri f i cat i on

  2003cites this paper
• Property Specification : The key to an Assertion-Based Verification Platform

  2003cites this paper
• The Chip is Ready. Am I done? On-chip Verification using Assertion Processors

  2003cites this paper
• On-Chip Property Verification Using Assertion Processors

  2003cites this paper
• A Practical Approach to the Formal Verification of SoC’s with Symbolic Model-Checking

  2003cites this paper
• Property Specification : The key to an Assertion-Based Verification Platform

  2003cites this paper
• Using formal techniques to debug the AMBA system-on-chip bus protocol

  2003cites this paper
• Generator-based verification

  2003cites this paper
• Deriving a simulation input generator and a coverage metric from a formal specification

  2002cites this paper
• Convertibility verification and converter synthesis: two faces of the same coin [IP block interfaces]

  2002cites this paper
• High-level specification and automatic generation of IP interface monitors

  2002cites this paper
• Using Formal Specifications for Functional Validation of Hardware Designs

  2002cites this paper
• System on Chip Design Languages

  2002cites this paper
• Comprehensive frequency-dependent substrate noise analysis using boundary element methods

  2002cites this paper
• Verifying a Virtual Component Interface-based PCI Bus Wrapper with FormalCheck

  2002cites this paper
• Assertions Targeting A Diverse Set of Verification Tools

  2002cites this paper
• VERIFYING A VCI BUS INTERFACE MODEL USING AN LSC-BASED SPECIFICATION

  2002cites this paper
• High-Level Specification and Automatic Generation of

  2002cites this paper
• Incremental Proof of the Producer/Consumer Property for the PCI Protocol

  2002cites this paper
• SATIRE: A new incremental satisfiability engine

  2001cites this paper
• Scalable hybrid verification of complex microprocessors

  2001cites this paper
• Formal verification of parameterized protocols on branching networks

  2001cites this paper
• A Specification Methodology by a Collection of Compact Properties as Applied to the Intel® ItaniumTM Processor Bus Protocol

  2001cites this paper
• Using live sequence charts for hardware protocol specification and compliance verification

  2001cites this paper
• Counterexample-guided choice of projections in approximate symbolic model checking

  2000cites this paper
• EPSL: Executable Protocol Specification Language

  2000cites this paper
• Executable Protocol Specification in ESL

  2000influential citation
• A Theory of Consistency for Modular Synchronous Systems

  2000cites this paper
• Efficient Verification of the PCI Local Bus using Boolean Satisfiability

  2000influential citation
• Executable Protocol Specific ation in ESL

  2000cites this paper
• ExecutableProtocolSpecificationin ESL

  2000influential citation
• Approximate Symbolic Model Checking using Overlapping Projections

  1999influential citation