Novel Recursive Solution for Area-Time Efficient Systolization of Discrete Fourier Transform

No abstract is available for this paper.

• Publication year

  2007

• Venue

  International Symposium on Signals, Circuits and Systems

• Publication date

  2007-07-13

• Fields of study

  Mathematics, Computer Science, Engineering

• Identifiers
  DOI 10.1109/ISSCS.2007.4292684
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform

  2006cited by this paper
• VLSI digital signal processing systems

  1999cited by this paper
• An efficient unified systolic architecture for the computation of discrete trigonometric transforms

  1997cited by this paper
• Computation of discrete cosine transform using Clenshaw's recurrence formula

  1995cited by this paper
• On the real-time computation of DFT and DCT through systolic architectures

  1994cited by this paper
• A new systolic realization for the discrete Fourier transform

  1993cited by this paper
• On the design of VLSI arrays for discrete Fourier transform

  1992cited by this paper
• Why systolic architectures?

  1982cited by this paper

• The JM-Filter to Detect Specific Frequency in Monitored Signal

  2021cites this paper
• Hybrid Architecture Design for Calculating Variable-Length Fourier Transform

  2016cites this paper
• FPGA based efficient DTMF detection using Split Goertzel algorithm with optimized resource sharing approach

  2014cites this paper
• Low-Power and Optimized VLSI Implementation of Compact Recursive Discrete Fourier Transform ( RDFT ) Processor for the Computations of DFT and Inverse Modified Cosine Transform ( IMDCT ) in a Digital Radio Mondiale ( DRM ) and DRM +

  2013cites this paper
• A Lower Power , Low Complexity And Memory Free Implementation Of Novel Recursive DFT And IDFT Algorithms

  2013influential citation
• High-performance RDFT design for applications of digital radio mondiale

  2013cites this paper
• Low-Power and Optimized VLSI Implementation of Compact Recursive Discrete Fourier Transform (RDFT) Processor for the Computations of DFT and Inverse Modified Cosine Transform (IMDCT) in a Digital Radio Mondiale (DRM) and DRM+ Receiver

  2013influential citation
• DTMF detection using Recursive DFT on FPGA K . Gayathri

  2013cites this paper
• FPGA Implementation of Low Power Recursive DFT for DTMF Application

  2012cites this paper
• A Low-Cost, Low-Complexity, and Memory-Free Architecture of Novel Recursive DFT and IDFT Algorithms for DTMF Application

  2010influential citation
• Low-Computation-Cycle, Power-Efficient, and Reconfigurable Design of Recursive DFT for Portable Digital Radio Mondiale Receiver

  2010influential citation
• Efficient Systolic Designs for 1- and 2-Dimensional DFT of General Transform-Lengths for High-Speed Wireless Communication Applications

  2010cites this paper
• Low Computational Complexity, Low Power, and Low Area Design for the Implementation of Recursive DFT and IDFT Algorithms

  2009cites this paper