MORSE: Multi-objective reconfigurable self-optimizing memory scheduler

No abstract is available for this paper.

• Publication year

  2012

• Venue

  IEEE International Symposium on High-Performance Comp Architecture

• Publication date

  2012-02-25

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/HPCA.2012.6168945
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Concurrency

  2021cited by this paper
• Reinforcement learning

  2019influential reference
• Micro-pages: increasing DRAM efficiency with locality-aware data placement

  2010cited by this paper
• Advances in Neural Information Processing Systems pp MIT Press Generalization in Reinforcement Learning Successful Examples Using Sparse Coarse Coding

  2010cited by this paper
• Generalization in Reinforcement Learning

  2009cited by this paper
• Power Management for Main Memory with Access Latency Control

  2009cited by this paper
• A comprehensive approach to DRAM power management

  2008influential reference
• Self-Optimizing Memory Controllers: A Reinforcement Learning Approach

  2008influential reference
• Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems

  2008influential reference
• Informed Microarchitecture Design Space Exploration Using Workload Dynamics

  2007cited by this paper
• Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors

  2007cited by this paper
• Adaptive History-Based Memory Schedulers for Modern Processors

  2006cited by this paper
• Implementation of a high-speed low-power 32-bit adder in 70nm technology

  2006cited by this paper
• A performance comparison of DRAM memory system optimizations for SMT processors

  2005cited by this paper
• Adaptive History-Based Memory Schedulers

  2004cited by this paper
• The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling

  2003cited by this paper
• Quantitative performance analysis of the SPEC OMPM2001 benchmarks

  2003cited by this paper
• Energy Management for Commercial Servers

  2003cited by this paper
• Memory controller policies for DRAM power management

  2001cited by this paper
• Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?

  2001cited by this paper
• Balancing thoughput and fairness in SMT processors

  2001cited by this paper
• SPEC CPU2000: Measuring CPU Performance in the New Millennium

  2000cited by this paper
• Power aware page allocation

  2000cited by this paper
• Memory access scheduling

  2000cited by this paper
• Symbiotic jobscheduling for a simultaneous mutlithreading processor

  2000cited by this paper
• A performance comparison of contemporary DRAM architectures

  1999cited by this paper
• Reinforcement learning

  1998cited by this paper
• An Introduction to Genetic Algorithms.

  1997cited by this paper
• The SPLASH-2 programs: characterization and methodological considerations

  1995cited by this paper
• Genetic Programming: On the Programming of Computers by Means of Natural Selection

  1992cited by this paper
• The Nas Parallel Benchmarks

  1991cited by this paper

• Athena: Synergizing Data Prefetching and Off-Chip Prediction via Online Reinforcement Learning

  2026cites this paper
• Harmonia: A Multi-Agent Reinforcement Learning Approach to Data Placement and Migration in Hybrid Storage Systems

  2025cites this paper
• Genetic Cache: A Machine Learning Approach to Designing DRAM Cache Controllers in HBM Systems

  2024cites this paper
• RETROSPECTIVE: Self-optimizing Memory Controllers: A Reinforcement Learning Approach

  2023cites this paper
• Self-Optimizing Memory Controllers: Proposing Request-level Scheduling

  2022cites this paper
• DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators

  2022cites this paper
• Sibyl: adaptive and extensible data placement in hybrid storage systems using online reinforcement learning

  2022cites this paper
• Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning

  2021cites this paper
• Distilling Arbitration Logic from Traces using Machine Learning: A Case Study on NoC

  2021cites this paper
• A Survey of Machine Learning for Computer Architecture and Systems

  2021cites this paper
• Intelligent Architectures for Intelligent Machines

  2020cites this paper
• The Tribes of Machine Learning and the Realm of Computer Architecture

  2020cites this paper
• Intelligent Architectures for Intelligent Computing Systems

  2020cites this paper
• Intelligent Modularized Reconfigurable Mechanisms for Robots: Development and Experiment

  2020cites this paper
• FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching

  2020cites this paper
• A Survey of Machine Learning Applied to Computer Architecture Design

  2019cites this paper
• Bandwidth-Aware Last-Level Caching: Efficiently Coordinating Off-Chip Read and Write Bandwidth

  2019cites this paper
• Understanding the Interactions of Workloads and DRAM Types: A Comprehensive Experimental Study

  2019cites this paper
• Demystifying Complex Workload-DRAM Interactions

  2019cites this paper
• Innovations in the Memory System

  2019cites this paper
• SoftMC: Practical DRAM Characterization Using an FPGA-Based Infrastructure

  2018cites this paper
• A Memory Controller with Row Buffer Locality Awareness for Hybrid Memory Systems

  2018cites this paper
• Holistic Management of the GPGPU Memory Hierarchy to Manage Warp-level Latency Tolerance

  2018cites this paper
• High-Performance and Energy-Effcient Memory Scheduler Design for Heterogeneous Systems

  2018cites this paper
• ReveNAND

  2018cites this paper
• Techniques for Shared Resource Management in Systems with Throughput Processors

  2018cites this paper
• Adaptive-Latency DRAM: Reducing DRAM Latency by Exploiting Timing Margins

  2018cites this paper
• RowClone: Accelerating Data Movement and Initialization Using DRAM

  2018cites this paper
• Exploiting the DRAM Microarchitecture to Increase Memory-Level Parallelism

  2018cites this paper
• Exploiting Row-Level Temporal Locality in DRAM to Reduce the Memory Access Latency

  2018cites this paper
• LISA: Increasing Internal Connectivity in DRAM for Fast Data Movement and Low Latency

  2018cites this paper
• Tiered-Latency DRAM: Enabling Low-Latency Main Memory at Low Cost

  2018cites this paper
• Cooperative Multi-Agent Reinforcement Learning-Based Co-optimization of Cores, Caches, and On-chip Network

  2017cites this paper
• Providing Predictable Performance via a Slowdown Estimation Model

  2017cites this paper
• Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems

  2016cites this paper
• LAMS: A latency-aware memory scheduling policy for modern DRAM systems

  2016cites this paper
• Couture: Tailoring STT-MRAM for Persistent Main Memory

  2016cites this paper
• Power-Efficient Instancy Aware DRAM Scheduling

  2015cites this paper
• A Fair Admission Control Mechanism for Efficient Utilization of Resources in On-chip Nanophotonic Crossbars

  2015cites this paper
• Architecting Main Memory Systems of Manycore Processors

  2015influential citation
• Scalable and Fair Admission Control for On-Chip Nanophotonic Crossbars

  2015cites this paper
• Semantic locality and context-based prefetching using reinforcement learning

  2015cites this paper
• Criticality-Aware Memory Systems

  2014influential citation
• Microbank: Architecting Through-Silicon Interposer-Based Main Memory Systems

  2014cites this paper
• Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach

  2014cites this paper
• SAMO: store aware memory optimizations

  2014cites this paper
• DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead

  2014cites this paper
• Row-buffer decoupling: A case for low-latency DRAM microarchitecture

  2014cites this paper
• Improving Fairness in Memory Scheduling Using a Team of Learning Automata

  2014cites this paper
• Adaptive Compute-phase Prediction and Thread Prioritization to Mitigate Memory Access Latency

  2014cites this paper
• Improving Memory And I/O Systems Through Foresight

  2014cites this paper
• A programmable memory controller for the DDRx interfacing standards

  2013cites this paper
• Improving memory scheduling via processor-side load criticality information

  2013influential citation
• An Analytical Performance Model for Partitioning Off-Chip Memory Bandwidth

  2013cites this paper
• CMP off-chip bandwidth scheduling guided by instruction criticality

  2013cites this paper
• A survey of architectural techniques for DRAM power management

  2012cites this paper
• PARDIS: A programmable memory controller for the DDRx interfacing standards

  2012cites this paper
• A Preliminary Exploration of Memory Controller Policies on Smartphone Workloads

  2012cites this paper
• Priority Based Fair Scheduling : A Memory Scheduler Design for Chip-Multiprocessor Systems

  2012cites this paper
• USIMM : the Utah SImulated Memory Module

  2012cites this paper