Evaluation of Multithreaded Uniprocessors for Commercial Application Environments

No abstract is available for this paper.

• Publication year

  1996

• Venue

  International Symposium on Computer Architecture

• Publication date

  1996-05-15

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/232973.232994
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Performance characterization of the Alpha 21164 microprocessor using TP and SPEC workloads

  1996cited by this paper
• Simultaneous multithreading: Maximizing on-chip parallelism

  1995cited by this paper
• Hitting the memory wall: implications of the obvious

  1995cited by this paper
• Quantifying Behavioral Differences Between C and C++ Programs

  1994cited by this paper
• Tradeoffs in two-level on-chip caching

  1994cited by this paper
• Contrasting characteristics and cache performance of technical and multi-user commercial workloads

  1994cited by this paper
• Interleaving: a multithreading technique targeting multiprocessors and workstations

  1994influential reference
• Predicting and precluding problems with memory latency

  1994cited by this paper
• Sparcle: an evolutionary processor design for large-scale multiprocessors

  1993cited by this paper
• Limitations Of Cache Prefetching On A Bus-based Multiprocessor

  1993cited by this paper
• The interaction of architecture and operating system design

  1991cited by this paper
• Latency Tolerance through Multithreading in Large-Scale Multiprocessors

  1991cited by this paper
• Comparative evaluation of latency reducing and tolerating techniques

  1991cited by this paper
• The directory-based cache coherence protocol for the DASH multiprocessor

  1990cited by this paper
• The Tera computer system

  1990cited by this paper
• Exploring The Benefits Of Multiple Hardware Contexts In A Multiprocessor Architecture: Preliminary Results

  1989cited by this paper

• Transforming TLP into DLP with the Dynamic Inter-Thread Vectorization Architecture. (Transformer le TLP en DLP avec l'architecture de vectorization dynamique inter-thread)

  2016cites this paper
• Investigating an Artificial Immune System to Strengthen the Promoter Region Structure Prediction and Promoter Region Identification using Cellular Automata Classifier

  2014influential citation
• A Study of High Concurrency Workload Influence on Modern Processor

  2009cites this paper
• Main Memory Database TPC-H Workload Characterization on Modern Processor

  2008cites this paper
• Main Memory DBMS on Modern Processors , a Simulation Approach for Database Performance Characterization

  2008cites this paper
• Architectural characterization of XQuery workloads on modern processors

  2007cites this paper
• Analysis of Database Workloads on Modern Processors

  2007cites this paper
• Latency- and error-tolerant redundant execution

  2007cites this paper
• Instruction Level Distributed Processing : Adapting to Shifting Technology

  2007cites this paper
• HARDWARE AND SOFTWARE MECHANISMS FOR MULTITHREADING IN UNIPROCESSORS AND HETEROGENEOUS MULTIPROCESSORS

  2007cites this paper
• The architecture of Efficient Multi-Core Processors: A Holistic Approach

  2007cites this paper
• Characterizing DSS Workloads from the Processor Perspective

  2007cites this paper
• Operating system scheduling for chip multithreaded processors

  2006cites this paper
• Micropreemption synthesis: an enabling mechanism for multitask VLSI systems

  2006cites this paper
• Query co-processing on commodity processors

  2006cites this paper
• Holistic design for multi-core architectures

  2006cites this paper
• Hard-real-time multithreading: a combined microarchitectural and scheduling approach

  2006cites this paper
• Accelerating database operators using a network processor

  2005cites this paper
• Characterization of simultaneous multithreading (SMT) efficiency in POWER5

  2005cites this paper
• Performance of Multithreaded Chip Multiprocessors and Implications for Operating System Design

  2005cites this paper
• Network Processor specific Multithreading tradeoffs

  2005cites this paper
• Safely exploiting multithreaded processors to tolerate memory latency in real-time systems

  2004cites this paper
• Throughput-Oriented Scheduling On Chip Multithreadi ng Systems

  2004cites this paper
• Database Architecture for New Hardware

  2004influential citation
• Reorganisation in the Skewed-Associative TLB

  2004cites this paper
• A detailed comparison of two transaction processing workloads

  2002cites this paper
• An analysis of software interface issues for SMT processors

  2002cites this paper
• Performance Analysis of Simultaneous Multithreading in a PowerPC-based Processor

  2002cites this paper
• Register tiling in nonrectangular iteration spaces

  2002cites this paper
• Fetch unit design for scalable simultaneous multithreading (ScSMT)

  2001cites this paper
• An architectural evaluation of Java TPC-W

  2001cites this paper
• Call graph prefetching for database applications

  2001cites this paper
• Instruction-Level Distributed Processing

  2001cites this paper
• A multithreaded

  2001cites this paper
• Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing

  2001cites this paper
• Instruction-Level Distributed

  2001cites this paper
• Architectural Effects of Symmetric Multiprocessors on TPC-C Commercial Workload

  2001cites this paper
• Impact of chip-level integration on performance of OLTP workloads

  2000cites this paper
• An analysis of operating system behavior on a simultaneous multithreaded architecture

  2000cites this paper
• An analytical model of the working-set sizes in decision-support systems

  2000cites this paper
• Piranha: a scalable architecture based on single-chip multiprocessing

  2000cites this paper
• Towards a Simplified Database Workload for Computer Architecture Evaluations

  2000influential citation
• A multithreaded PowerPC processor for commercial servers

  2000cites this paper
• Shared-memory multiprocessing: Current state and future directions

  2000cites this paper
• Instruction Level Distributed Processing

  2000cites this paper
• Instruction Level Distributed Processing: Adapting to Future Technology

  2000cites this paper
• An analysis of operating system behavior on a simultaneous multithreaded architecture

  2000cites this paper
• An Investigation of thread scheduling heuristics for a simultaneous multithreaded processor

  2000cites this paper
• Surviving the Design of Microprocessor and Multimicroprocessor Systems: Lessons Learned

  2000cites this paper
• Architecture-conscious database systems

  2000cites this paper
• General-purpose architectures for media processing and database workloads

  2000cites this paper
• An analysis of operating system behavior on a simultaneous multithreaded architecture

  2000cites this paper
• DBMSs on a Modern Processor: Where Does Time Go?

  1999cites this paper
• DBMSs on modern processors: Where does time go?

  1999cites this paper
• Computer architecture support for database applications

  1999cites this paper
• Exploiting thread-level parallelism on simultaneous multithreaded processors

  1998cites this paper
• A commercial multithreaded RISC processor

  1998cites this paper
• Memory system characterization of commercial workloads

  1998cites this paper
• Optimizing Memory-Resident Decision Support System Workloads for Cache Memories

  1998cites this paper
• FP 15.3: A Commercial Multi-threaded RlSC Processor

  1998cites this paper
• Evaluation of Cache Assisted Multithreaded Architecture

  1998cites this paper
• A comparison of the effect of branch prediction on multithreaded and scalar architectures

  1998cites this paper
• Improving processor performance by dynamically pre-processing the instruction stream

  1998cites this paper
• A case for merging the ILP and DLP paradigms

  1998cites this paper
• An analysis of database workload performance on simultaneous multithreaded processors

  1998cites this paper
• Performance of database workloads on shared-memory systems with out-of-order processors

  1998cites this paper
• An Algorithm-Hardware-System Approach to VLIW Multimedia Processors

  1997cites this paper
• Latency tolerance: a metric for performance analysis of multithreaded architectures

  1997cites this paper
• Multithreaded vector architectures

  1997cites this paper
• The memory performance of DSS commercial workloads in shared-memory multiprocessors

  1997cites this paper
• Evaluation of Multithreaded Processors and Thread-Switch Policies

  1997cites this paper
• Performance analysis using a non-invasive instruction trace mechanism

  1997cites this paper
• NStrace: A bus-driven instruction trace tool for PowerPC microprocessors

  1997cites this paper
• 2005 Usenix Annual Technical Conference Usenix Association 383

  year unknowncites this paper
• Characterization of an IMAP Server on a Shared-Memory Multiprocessor

  year unknowncites this paper
• Instruction-level Distributed Processing Technology Shifts Wire Delays

  year unknowncites this paper