DWM-TAPESTRI - An energy efficient all-spin cache using domain wall shift based writes

No abstract is available for this paper.

• Publication year

  2013

• Venue

  Design, Automation and Test in Europe

• Publication date

  2013-03-18

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.7873/DATE.2013.365
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Proposal for Switching Current Reduction Using Reference Layer With Tilted Magnetic Anisotropy in Magnetic Tunnel Junctions for Spin-Transfer Torque (STT) MRAM

  2012cited by this paper
• Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs

  2012cited by this paper
• Write-optimized reliable design of STT MRAM

  2012cited by this paper
• TapeCache: a high density, energy efficient cache based on domain wall memory

  2012cited by this paper
• Layout-aware optimization of stt mrams

  2012cited by this paper
• Development of Embedded STT-MRAM for Mobile System-on-Chips

  2011influential reference
• Domain Wall Shift Register-Based Reconfigurable Logic

  2011cited by this paper
• Numerical analysis of domain wall propagation for dense memory arrays

  2011cited by this paper
• High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement

  2011cited by this paper
• Energy efficient many-core processor for recognition and mining using spin-based memory

  2011cited by this paper
• Relaxing non-volatility for fast and energy-efficient STT-RAM caches

  2011cited by this paper
• An energy efficient cache design using Spin Torque Transfer (STT) RAM

  2010cited by this paper
• Numerical analysis of typical STT-MTJ stacks for 1T-1R memory arrays

  2010cited by this paper
• A novel architecture of the 3D stacked MRAM L2 cache for CMPs

  2009cited by this paper
• Hybrid cache architecture with disparate memory technologies

  2009influential reference
• Energy reduction for STT-RAM using early write termination

  2009cited by this paper
• Magnetic Domain-Wall Racetrack Memory

  2008cited by this paper
• Dielectric breakdown in Co–Fe–B/MgO/Co–Fe–B magnetic tunnel junction

  2008cited by this paper
• Low-current perpendicular domain wall motion cell for scalable high-speed MRAM

  2006influential reference
• Magnetic Domain-Wall Logic

  2005cited by this paper
• SimpleScalar: An Infrastructure for Computer System Modeling

  2002cited by this paper

• Controllable Domain Wall Memories with Magnetic Topological Insulator

  2025cites this paper
• Dual Fast-Track Cache: Organizing Ring-Shaped Racetracks to Work as L1 Caches

  2025influential citation
• StreamPIM: Streaming Matrix Computation in Racetrack Memory

  2024cites this paper
• The Impact of Device Technologies on the Design of Non-Volatile Content Addressable Memories

  2024cites this paper
• SPIMulator: A Spintronic Processing-in-memory Simulator for Racetracks

  2024influential citation
• DownShift: Tuning Shift Reduction With Reliability for Racetrack Memories

  2023influential citation
• Optimizing Data Placement for Hybrid SRAM+Racetrack Memory SPM in Embedded Systems

  2023cites this paper
• Toward Comprehensive Shifting Fault Tolerance for Domain-Wall Memories With PIETT

  2023influential citation
• Sustainable AI Processing at the Edge

  2022cites this paper
• Fast-track cache: a huge racetrack memory L1 data cache

  2022cites this paper
• Pinning Fault Mode Modeling for DWM Shifting

  2022cites this paper
• FPIRM: Floating-point Processing in Racetrack Memories

  2022cites this paper
• Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems

  2022cites this paper
• CORUSCANT: Fast Efficient Processing-in-Racetrack Memories

  2022cites this paper
• A Multi-Domain Magneto Tunnel Junction for Racetrack Nanowire Strips

  2022cites this paper
• Highly Concurrent Latency-tolerant Register Files for GPUs

  2021cites this paper
• XDWM: A 2D Domain Wall Memory

  2021cites this paper
• MTL

  2021cites this paper
• Brain-inspired Cognition in Next-generation Racetrack Memories

  2021cites this paper
• PIRM: Processing In Racetrack Memories

  2021cites this paper
• Area and energy-efficient buffer designs for NoC based on domain-wall memory

  2021cites this paper
• Optimizing the data placement and scheduling on multi-port DWM in multi-core embedded system

  2021cites this paper
• Enabling High-Capacity, Latency-Tolerant, and Highly-Concurrent GPU Register Files via Software/Hardware Cooperation

  2020cites this paper
• A Novel Transverse Read Technique for Domain-Wall “Racetrack” Memories

  2020cites this paper
• Domain Wall Memory-Based Design of Deep Neural Network Convolutional Layers

  2020cites this paper
• Magnetic Racetrack Memory: From Physics to the Cusp of Applications Within a Decade

  2020cites this paper
• Energy Efficient In-memory Integer Multiplication Based on Racetrack Memory

  2020cites this paper
• SPINTRONIC DEVICES AND ITS APPLICATIONS

  2020cites this paper
• ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory

  2019cites this paper
• Cache Memory Design With Magnetic Skyrmions in a Long Nanotrack

  2019cites this paper
• A Design and Analysis Perspective on Architecting Memory Using Domain-Wall Memory

  2019cites this paper
• PREMSim: A Resilience Framework for Modeling Traditional and Emerging Memory Reliability

  2019cites this paper
• The Power of Orthogonality

  2019cites this paper
• Architecting Racetrack Memory Preshift through Pattern-Based Prediction Mechanisms

  2019influential citation
• Leveraging Transverse Reads to Correct Alignment Faults in Domain Wall Memories

  2019cites this paper
• Domain Wall Motion-Based Dual-Threshold Activation Unit for Low-Power Classification of Non-Linearly Separable Functions

  2018cites this paper
• Process variation aware data management for magnetic skyrmions racetrack memory

  2018influential citation
• RNNFast

  2018cites this paper
• Racetrack Memory based hybrid Look-Up Table (LUT) for low power reconfigurable computing

  2018cites this paper
• Exploring the opportunity of implementing neuromorphic computing systems with spintronic devices

  2018cites this paper
• Racetrack memory based logic design for in-memory computing

  2018cites this paper
• LTRF: Enabling High-Capacity Register Files for GPUs via Hardware/Software Cooperative Register Prefetching

  2018cites this paper
• Performance analysis on structure of racetrack memory

  2018cites this paper
• Racetrack Queues for Extremely Low-Energy FIFOs

  2018influential citation
• Emerging and Nonvolatile Memory

  2017cites this paper
• Nonvolatile Spintronic Memory Array Performance Benchmarking Based on Three-Terminal Memory Cell

  2017cites this paper
• An Energy-Efficient GPGPU Register File Architecture Using Racetrack Memory

  2017influential citation
• Mitigating shift-based covert-channel attacks in racetrack last level caches

  2017cites this paper
• A Nonvolatile Fast-Read Two-Transistor SRAM Based on Spintronic Devices

  2017cites this paper
• Voltage-tunable stochastic computing with magnetic bits

  2017cites this paper
• A DWM-Based Stack Architecture Implementation for Energy Harvesting Systems

  2017cites this paper
• LOW ENERGY SOLUTIONS FOR FIFOS IN NETWORKS ON CHIP

  2017influential citation
• Ultra-Low-Power Design and Hardware Security Using Emerging Technologies for Internet of Things

  2017cites this paper
• Spin-Transfer Torque Memories: Devices, Circuits, and Systems

  2016cites this paper
• FusedCache: A Naturally Inclusive, Racetrack Memory, Dual-Level Private Cache

  2016cites this paper
• Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives

  2016cites this paper
• Domain Wall Memory based Convolutional Neural Networks for Bit-width Extendability and Energy-Efficiency

  2016cites this paper
• Energy Optimization of Racetrack Memory-Based SIMON Block Cipher

  2016cites this paper
• Spin-Based Logic and Memory Technologies for Low-Power Systems

  2016cites this paper
• Overview of Circuits, Systems, and Applications of Spintronics

  2016cites this paper
• Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration

  2016cites this paper
• ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access

  2016cites this paper
• A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory

  2016influential citation
• Cache Design with Domain Wall Memory

  2016cites this paper
• Exploiting Serial Access and Asymmetric Read/Write of Domain Wall Memory for Area and Energy-Efficient Digital Signal Processor Design

  2016cites this paper
• Emerging and Non-volatile Memory

  2016cites this paper
• Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches

  2016cites this paper
• Array Organization and Data Management Exploration in Racetrack Memory

  2016cites this paper
• Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory

  2016cites this paper
• A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems

  2016cites this paper
• Power and energy reduction of racetrack-based caches by exploiting shared shift operations

  2016influential citation
• Vertical memory optimization for high performance energy-efficient GPU

  2016influential citation
• Domain Wall Memory-Layout, Circuit and Synergistic Systems

  2015cites this paper
• Recent progresses of STT memory design and applications

  2015cites this paper
• DyReCTape: a dy namically re configurable c ache using domain wall memory tape s

  2015cites this paper
• From device to system: Cross-layer design exploration of racetrack memory

  2015cites this paper
• Multilane Racetrack caches: Improving efficiency through compression and independent shifting

  2015cites this paper
• Shift-aware racetrack memory

  2015cites this paper
• Optimizing data placement for reducing shift operations on Domain Wall Memories

  2015cites this paper
• Reducing shift penalty in Domain Wall Memory through register locality

  2015cites this paper
• DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes

  2015cites this paper
• Domain-wall memory buffer for low-energy NoCs

  2015cites this paper
• Area and performance co-optimization for domain wall memory in application-specific embedded systems

  2015cites this paper
• Exploit common source-line to construct energy efficient domain wall memory based caches

  2015influential citation
• Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor

  2015cites this paper
• Domain Wall Memory based Digital Signal processors for area and energy-efficiency

  2015cites this paper
• Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage

  2015cites this paper
• A Self-Organizing Wireless Sensor Network and Distributed Computing Engine for Commodity and Future Palmtop Computers

  2015influential citation
• A Self-Organizing Wireless Sensor Network and Distributed Computing Engine for Commodity and Future Palmtop Computers

  2015cites this paper
• Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power

  2015cites this paper
• Computing with Spintronics: Circuits and architectures

  2014cites this paper
• Domain-Specific Many-core Computing using Spin-based Memory

  2014cites this paper
• STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies

  2014influential citation
• Synergistic circuit and system design for energy-efficient and robust domain wall caches

  2014cites this paper
• SPINDLE: SPINtronic Deep Learning Engine for large-scale neuromorphic computing

  2014influential citation
• Exploration of GPGPU register file architecture using domain-wall-shift-write based racetrack memory

  2014cites this paper
• Ultra-low Energy, High Performance and Programmable Magnetic Threshold Logic

  2013cites this paper
• Energy-efficient MRAM access scheme using hybrid circuits based on spin-torque sensors

  2013cites this paper
• 40 Undergraduate Research at the Swanson School of Engineering Ingenium 2015 Dynamic Reactor Simulations of Chemical Looping Combustion

  year unknowncites this paper
• Ieee Transactions on Parallel and Distributing Systems 1 a Survey of Architectural Approaches for Managing Embedded Dram and Non-volatile On-chip Caches

  year unknowncites this paper