A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture

No abstract is available for this paper.

• Publication year

  2007

• Venue

  IEEE transactions on computers

• Publication date

  2007-06-01

• Fields of study

  Mathematics, Computer Science, Engineering

• Identifiers
  DOI 10.1109/TC.2007.1038
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• IEEE Standard for Floating-Point Arithmetic

  2008cited by this paper
• Decimal multiplication with efficient partial product generation

  2005cited by this paper
• Decimal floating-point square root using Newton-Raphson iteration

  2005cited by this paper
• High-speed multioperand decimal adders

  2005cited by this paper
• Digit-recurrence dividers with reduced logical depth

  2005influential reference
• Decimal floating-point division using Newton-Raphson iteration

  2004influential reference
• Decimal floating-point: algorism for computers

  2003cited by this paper
• A decimal floating-point specification

  2001cited by this paper
• The IBM z900 decimal arithmetic unit

  2001cited by this paper
• Design issues in radix-4 SRT square root & divide unit

  2001cited by this paper
• Low-Power Divider

  1999cited by this paper
• Division and Square Root: Digit-Recurrence Algorithms and Implementations

  1994influential reference
• Design of the Arithmetic Units of ILLIAC III: Use of Redundancy and Higher Radix Methods

  1970cited by this paper

• Sparse Matrix-Vector Multiplication Based on Online Arithmetic

  2024cites this paper
• Digital Division Algorithms for Efficient Execution on Integrated Circuits

  2024cites this paper
• Radix-64 Floating-Point Division and Square Root: Iterative and Pipelined Units

  2023cites this paper
• Novel data dependent divider circuit block implementation for complex division and area critical applications

  2023cites this paper
• Implementation of Efficient Restoring and Long Division Algorithm

  2023cites this paper
• Implementation of Efficient Digit Recurrence Class of Division Algorithms

  2023cites this paper
• High-Speed and Area-Efficient Modified Binary Divider

  2022cites this paper
• Review of Basic Classes of Dividers Based on Division Algorithm

  2021cites this paper
• Low-Latency Bit-Accurate Architecture for Configurable Precision Floating-Point Division

  2021influential citation
• Design and Implementation of Improved 64 Bit BCD Adder with BCD multiplication

  2018cites this paper
• Variable radix online decimal arithmetic

  2017influential citation
• Decimal Floating Point Number System

  2017cites this paper
• Development of FPGA based Standalone Tunable Fuzzy Logic Controllers

  2017cites this paper
• Performance Analysis of Flagged BCD Adder and Pipelined BCD Adder

  2016cites this paper
• Decimal Goldschmidt: A hardware algorithm for radix-10 division

  2016cites this paper
• An architecture for high speed Radix10 division

  2016cites this paper
• Redundant Radix-4 Representation With High Speed Arithmetic Coprocessor Using Carry Save And Redundant Signed Digit Technique

  2016cites this paper
• Comparative Study of Different Division Algorithms for Fixed and Floating Point Arithmetic Unit for Embedded Applications

  2016cites this paper
• Decimal Square Root: Algorithm and Hardware Implementation

  2016influential citation
• Decimal floating-point fused multiply-add with redundant internal encodings

  2016cites this paper
• Integer division technique for signal processing applications

  2015cites this paper
• High Speed Pipelined 4 Input Decimal Adder

  2015cites this paper
• IEEE 754-2008 COMPLIANT DECIMAL FLOATING POINT DIVIDER By

  2015influential citation
• Efficient ASIC and FPGA Implementation of Binary-Coded Decimal Digit Multipliers

  2014cites this paper
• Fast binary to BCD converters for decimal communications using new recoding circuits

  2014cites this paper
• FPGA Implementation of Generic Architecture of 4-input Area efficient BCD adder

  2014cites this paper
• A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder

  2014cites this paper
• High-speed FFT processors based on redundant number systems

  2014cites this paper
• Decimal Division Using the Newton–Raphson Method and Radix-1000 Arithmetic

  2013influential citation
• Decimal SRT Square Root: Algorithm and Architecture

  2013cites this paper
• A variable-latency floating-point division in association with predicted quotient and fixed remainder

  2013cites this paper
• Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs

  2013influential citation
• Decimal Floating-point Fused Multiply Add with Redundant Number Systems

  2013cites this paper
• Decimal Division Algorithms: The Issue of Partial Remainders

  2013cites this paper
• A study of decimal left shifters for binary numbers

  2012cites this paper
• Parallel and digit-serial implementations of area-efficient 3-Operand Decimal Adders

  2012cites this paper
• Comments on 'improving the speed of decimal division'

  2012cites this paper
• Design and evaluation of a floating-point division operator based on CORDIC algorithm

  2012cites this paper
• Design and implementation of a Radix-100 division unit

  2012influential citation
• Area-efficient 3-input decimal adders using simplified carry and sum vectors

  2011cites this paper
• Improving the speed of decimal division

  2011cites this paper
• Revisiting the Newton-Raphson Iterative Method for Decimal Division

  2011influential citation
• Algorithms and architectures for decimal transcendental function computation

  2011influential citation
• FPGA Implementations of Radix-10 Digit Recurrence Fixed-Point and Floating-Point Dividers

  2011cites this paper
• Fast Signed-Digit Multi-operand Decimal Adders

  2011cites this paper
• Hardware Designs for Binary Integer Decimal-Based Rounding

  2011cites this paper
• Decimal CORDIC Rotation based on Selection by Rounding: Algorithm and Architecture

  2011cites this paper
• A radix-10 digit recurrence division unit with a constant digit selection function

  2010cites this paper
• Fully redundant decimal addition and subtraction using stored-unibit encoding

  2010cites this paper
• A survey of hardware designs for decimal arithmetic

  2010cites this paper
• Decimal division: Algorithms and FPGA implementations

  2010cites this paper
• Division Unit for Binary Integer Decimals

  2009cites this paper
• Fully Redundant Decimal Arithmetic

  2009influential citation
• Improving the Speed of Parallel Decimal Multiplication

  2009cites this paper
• A combined decimal and binary floating-point divider

  2009cites this paper
• Design and FPGA implementation of radix-10 algorithm for square root with limited precision primitives

  2008cites this paper
• Single newton-raphson iteration for integer-rounded divider for lattice reduction algorithms

  2008cites this paper
• Design and FPGA implementation of radix-10 algorithm for division with limited precision primitives

  2008cites this paper
• Combined Radix-10 and Radix-16 Division Unit

  2007cites this paper
• A radix-10 SRT divider based on alternative BCD codings

  2007influential citation