An operational semantics of cache coherent multicore architectures

No abstract is available for this paper.

• Publication year

  2016

• Venue

  ACM Symposium on Applied Computing

• Publication date

  2016-04-04

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/2851613.2851718
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

  2016cited by this paper
• Parallel Objects for Multicores: A Glimpse at the Parallel Language Encore

  2015cited by this paper
• A Calculus for Relaxed Memory

  2015cited by this paper
• A Proof of Correctness for the Tardis Cache Coherence Protocol

  2015cited by this paper
• Admit Your Weakness: Verifying Correctness on TSO Architectures

  2014cited by this paper
• Computer Organization and Design, Fifth Edition: The Hardware/Software Interface

  2013cited by this paper
• A High-Level Semantics for Program Execution under Total Store Order Memory

  2013cited by this paper
• An Axiomatic Memory Model for POWER Multiprocessors

  2012cited by this paper
• Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation

  2011cited by this paper
• Understanding POWER multiprocessors

  2011cited by this paper
• The gem5 simulator

  2011cited by this paper
• Computer Architecture, Fifth Edition: A Quantitative Approach

  2011cited by this paper
• Generative Operational Semantics for Relaxed Memory Models

  2010cited by this paper
• x86-TSO

  2010cited by this paper
• Graphite: A distributed parallel simulator for multicores

  2010cited by this paper
• Computer Organization and Design, Fourth Edition, Fourth Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)

  2008cited by this paper
• All About Maude - A High-Performance Logical Framework, How to Specify, Program and Verify Systems in Rewriting Logic

  2007cited by this paper
• Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

  2005cited by this paper
• Constraint-Based Verification of Parameterized Cache Coherence Protocols

  2003cited by this paper
• Rapid Parameterized Model Checking of Snoopy Cache Coherence Protocols

  2003cited by this paper
• Model checking a cache coherence protocol for a Java DSM implementation

  2003cited by this paper
• Parallel Computer Architecture: A Hardware/Software Approach

  1998cited by this paper
• [서평]「Computer Organization and Design, The Hardware/Software Interface」

  1997cited by this paper
• Verification techniques for cache coherence protocols

  1997cited by this paper
• Formal specification of abstract memory models

  1993cited by this paper
• Computer Architecture: A Quantitative Approach

  1969cited by this paper
• Noname manuscript No. (will be inserted by the editor) Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores

  year unknowncited by this paper

• Formal Methods. FM 2019 International Workshops: Porto, Portugal, October 7–11, 2019, Revised Selected Papers, Part II

  2020cites this paper
• An abstract semantics of speculative execution for reasoning about security vulnerabilities

  2019cites this paper
• Leveraging access mode declarations in a model for memory consistency in heterogeneous systems

  2019cites this paper
• A formal model of data access for multicore architectures with multilevel caches

  2019cites this paper
• Modelling Data Access Patterns with Atomic Sections for Multicore Architectures ?

  2018cites this paper
• Prototyping Formal System Models with Active Objects

  2018cites this paper
• Ensuring Memory Consistency in Heterogeneous Systems Based on Access Mode Declarations

  2018cites this paper
• A Formal Model of Parallel Execution on Multicore Architectures with Multilevel Caches

  2017cites this paper
• A Maude Framework for Cache Coherent Multicore Architectures

  2016cites this paper
• Towards Enabling Low-Level Memory Optimisations at the High-Level with Ownership Annotations

  2016cites this paper