Design of storage hierarchy in multithreaded architectures

No abstract is available for this paper.

• Publication year

  1995

• Venue

  MICRO 28

• Publication date

  1995-12-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/MICRO.1995.476834
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Block-level prediction for wide-issue superscalar processors

  1995cited by this paper
• An Evaluation of Optimized Threaded Code Generation

  1994cited by this paper
• Two Fundamental Limits on Dataflow Multiprocessing

  1993cited by this paper
• Measuring limits of parallelism and characterizing its vulnerability to resource constraints

  1993cited by this paper
• Generation and quantitative evaluation of dataflow clusters

  1993cited by this paper
• Cache Memories for Data Flow Machines

  1992cited by this paper
• Managing parallelism and resources in scientific dataflow programs

  1989cited by this paper
• A unified resource management and execution control mechanism for data flow machines

  1987cited by this paper

• A data-flow execution engine for scalable embedded computing

  2017cites this paper
• Reducing Cache Contention On Gpus

  2016cites this paper
• Understanding and Optimizing GPU Cache Memory Performance for Compute Workloads

  2014cites this paper
• Compiling for a multithreaded dataflow architecture : algorithms, tools, and experience. (Compilation pour une architecture multi-thread à flot de données : algorithmes, outils et retour d'expérience)

  2014cites this paper
• Hybrid Dataflow/von-Neumann Architectures

  2014cites this paper
• Hardware design of task superscalar architecture

  2014cites this paper
• Modified selective way based trace cache

  2014cites this paper
• Analysis of the TRIPS prototype block predictor

  2009cites this paper
• PUMP : A New Architecture for Multithreaded Processors

  2007cites this paper
• Data-Driven Multithreading Using Conventional Microprocessors

  2006cites this paper
• BMDFM: a hybrid dataflow runtime parallelization environment for shared memory multiprocessors

  2006cites this paper
• Memory and architecture exploration with thread shifting for multithreaded processors in embedded systems

  2004influential citation
• Beyond dataflow

  2004cites this paper
• Incomplete Information Processing for Optimization of Distributed Applications

  2003cites this paper
• Fetching instruction streams

  2002cites this paper
• Two cache lines prediction for a wide-issue micro-architecture

  2001cites this paper
• Resource Management in Dataflow-Based Multithreaded Execution

  2001cites this paper
• The Sisal Project: Real World Functional Programming

  2001cites this paper
• Evaluating the Impact of Accurate Branch Prediction on Interval Software

  2001cites this paper
• Asynchrony in Parallel Computing: From Dataflow to Multithreading

  2001cites this paper
• eXtended block cache

  2000cites this paper
• Dynamic branch prediction for a VLIW processor

  2000cites this paper
• Control Flow: Branching and Control Hazards

  1999cites this paper
• Control flow prediction with unbalanced tree-like subgraphs

  1998cites this paper
• The effect of instruction fetch bandwidth on value prediction

  1998cites this paper
• Supporting highly speculative execution via adaptive branch trees

  1998cites this paper
• Increasing the lookahead of multilevel branch prediction

  1998cites this paper
• Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing

  1998cites this paper
• Path prediction for high issue-rate processors

  1997cites this paper
• The Sisal model of functional programming and its implementation

  1997cites this paper
• Instruction Cache Prefetching Using Multilevel Branch Prediction

  1997cites this paper
• An enhanced two-level adaptive multiple branch prediction for superscalar processors

  1997cites this paper
• Path-based next trace prediction

  1997cites this paper
• Highly accurate data value prediction using hybrid predictors

  1997cites this paper
• A study of tree-based control flow prediction schemes

  1997cites this paper
• Multiscalar execution along a single flow of control

  1997cites this paper
• Experimental Evaluation of Blocking and Non-Blocking Multithreaded Code Execution

  1997cites this paper
• Asynchrony in Parallel Computing: from Dataaow to Multithreading Asynchrony in Parallel Computing: from Dataaow to Multithreading

  1997cites this paper
• Branch prediction methods used in modern superscalar processors

  1997cites this paper
• A scalable cache design for I-structures in multithreaded architectures

  1996cites this paper
• Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures

  1996cites this paper
• Trace cache: a low latency approach to high bandwidth instruction fetching

  1996cites this paper
• Comparison of two storage models in data-driven multithreaded architectures

  1996cites this paper