An approach to communicating process modeling of MARTE

No abstract is available for this paper.

• Publication year

  2012

• Venue

  Asia-Pacific Symposium on Internetware

• Publication date

  2012-10-30

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/2430475.2430481
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Event Handling for Distributed Real-Time Cyber-Physical Systems

  2012cited by this paper
• Timed Circus: Timed CSP with the Miracle

  2011cited by this paper
• Compiling Esterel for Multi-core Execution

  2011cited by this paper
• Clock constraint specification language: specifying clock constraints with UML/MARTE

  2008cited by this paper
• Clock Constraints in UML/MARTE CCSL

  2008influential reference
• Time Modeling in MARTE

  2007influential reference
• From simulink to SCADE/lustre to TTA: a layered approach for distributed embedded applications

  2003cited by this paper
• CSP + Clocks : a Process Algebra for Timed Automata ?

  2003cited by this paper
• Using Timed CSP for Specification Verification and Simulation of Multimedia Synchronization

  1996cited by this paper

• No citing papers are available for this paper.