We have developed 3rd generation DRP, dynamically reconfigurable processor, for accelerating deep neural networks (DNNs) in embedded micro-processor systems. A DRP unit (supporting 16b FP from this generation) and a newly designed multiply-and-accumulate (MAC) unit are tightly integrated into an STP-3 AI core to achieve high versatility, high performance, and low latency DNN processing. The core also features narrow bit-width streaming data exchange mechanism between the two units. Not only basic 16b FP but also binarized DNN inference computations are supported.
New Generation Dynamically Reconfigurable Processor Technology for Accelerating Embedded AI Applications
T. Fujii,T. Toi,Teruhito Tanaka,Katsumi Togawa,Toshiro Kitaoka,K. Nishino,Noritsugu Nakamura,Hiroki Nakahara,M. Motomura
Published 2018 in 2018 IEEE Symposium on VLSI Circuits
ABSTRACT
PUBLICATION RECORD
- Publication year
2018
- Venue
2018 IEEE Symposium on VLSI Circuits
- Publication date
2018-06-01
- Fields of study
Computer Science, Engineering
- Identifiers
- External record
- Source metadata
Semantic Scholar
CITATION MAP
EXTRACTION MAP
CLAIMS
- No claims are published for this paper.
CONCEPTS
- No concepts are published for this paper.
REFERENCES
Showing 1-1 of 1 references · Page 1 of 1
CITED BY
Showing 1-26 of 26 citing papers · Page 1 of 1