Hardware Accelerator of Cartesian Genetic Programming with Multiple Fitness Units

No abstract is available for this paper.

• Publication year

  2012

• Venue

  Computing and Informatics \/ Computers and Artificial Intelligence

• Publication date

  2012-01-26

• Fields of study

  Computer Science, Engineering

• Identifiers

  No identifiers available.

• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Cartesian Genetic Programming

  2015cited by this paper
• Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware

  2008cited by this paper
• Population Parallel GP on the G80 GPU

  2008cited by this paper
• Evaluation of a New Platform For Image Filter Evolution

  2007influential reference
• A data parallel approach to genetic programming using programmable graphics hardware

  2007cited by this paper
• An evolvable hardware system in Xilinx Virtex II Pro FPGA

  2007cited by this paper
• Fast Genetic Programming on GPUs

  2007cited by this paper
• Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel

  2007cited by this paper
• EHW Applied to Image Data Compression

  2006cited by this paper
• On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition

  2006cited by this paper
• An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA

  2005cited by this paper
• A Simple PLL-Based True Random Number Generator for Embedded Digital Systems

  2004cited by this paper
• Evolvable Components: From Theory to Hardware Implementations

  2004cited by this paper
• Genetic Programming IV: Routine Human-Competitive Machine Intelligence

  2003cited by this paper
• A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine

  2001cited by this paper
• Prototyping a GA Pipeline for complete hardware evolution

  1999cited by this paper

• Harmonia: A Unified Architecture for Efficient Deep Symbolic Regression

  2025cites this paper
• Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP

  2024cites this paper
• Hardware real-time individualised blood glucose predictor generator based on grammars and cartesian genetic programming

  2024cites this paper
• GSGP-hardware: instantaneous symbolic regression with an FPGA implementation of geometric semantic genetic programming

  2024cites this paper
• Evolution of Cellular Automata with Conditionally Matching Rules for Image Filtering

  2020cites this paper
• Cartesian genetic programming: its status and future

  2019cites this paper
• Comparing three online evolvable hardware implementations of a classification system

  2018cites this paper
• On the scalability of evolvable hardware architectures: comparison of systolic array and Cartesian genetic programming

  2018cites this paper
• Evolutionary design of hash function pairs for network filters

  2017cites this paper
• Evolvable Hardware in FPGAs: Embedded tutorial

  2016cites this paper
• Fine-grained parallelization of fitness functions in bioinformatics optimization problems: gene selection for cancer classification and biclustering of gene expression data

  2016cites this paper
• PRNGs for Masking Applications and Their Mapping to Evolvable Hardware

  2016cites this paper
• Dynamic feedback neuro-evolutionary networks for forecasting the highly fluctuating electrical loads

  2016cites this paper
• Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware

  2015cites this paper
• Evolving Recurrent Neural Network using Cartesian Genetic Programming to Predict The Trend in Foreign Currency Exchange Rates

  2014cites this paper
• Comparative study of system on chip based solution for floating and fixed point differential evolution algorithm

  2014cites this paper
• Towards highly optimized cartesian genetic programming: from sequential via SIMD and thread to massive parallel implementation

  2014cites this paper
• Bent Function Synthesis by Means of Cartesian Genetic Programming

  2014cites this paper
• Image filter evolution on the Xilinx Zynq Platform

  2013cites this paper
• Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing

  2013cites this paper
• Evolution of efficient real-time non-linear image filters for FPGAs

  2013cites this paper
• Towards evolvable systems based on the Xilinx Zynq platform

  2013cites this paper
• Coevolutionary Cartesian Genetic Programming in FPGA

  2013cites this paper
• Acceleration of Evolutionary Image Filter Design Using Coevolution in Cartesian GP

  2012cites this paper
• Accelerating FPGA-based evolution of wavelet transform filters by optimized task scheduling

  2012cites this paper
• Implementation techniques for evolvable HW systems: virtual VS. dynamic reconfiguration

  2012cites this paper
• Efficient Phenotype Evaluation in Cartesian Genetic Programming

  2012cites this paper
• Evolutionary hardware design

  2011cites this paper
• CGP Acceleration Using Field-Programmable Gate Arrays

  2011cites this paper
• Evolution of digital circuits

  2011cites this paper