The STeTSiMS STT-RAM simulation and modeling system

No abstract is available for this paper.

• Publication year

  2011

• Venue

  2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

• Publication date

  2011-11-07

• Fields of study

  Physics, Materials Science, Computer Science, Engineering

• Identifiers
  DOI 10.1109/ICCAD.2011.6105348
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Relaxing non-volatility for fast and energy-efficient STT-RAM caches

  2011cited by this paper
• An energy efficient cache design using Spin Torque Transfer (STT) RAM

  2010cited by this paper
• Non-volatile spin-transfer torque RAM (STT-RAM): Data, analysis and design requirements for thermal stability

  2010cited by this paper
• Accelerating enterprise solid-state disks with non-volatile merge caching

  2010cited by this paper
• Self consistent parameterized physical MTJ compact model for STT-RAM

  2010cited by this paper
• Non-volatile spin-transfer torque RAM (STT-RAM)

  2010cited by this paper
• Ultrathin Co/Pt and Co/Pd superlattice films for MgO-based perpendicular magnetic tunnel junctions

  2010cited by this paper
• Advances and Future Prospects of Spin-Transfer Torque Random Access Memory

  2010cited by this paper
• Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing

  2010cited by this paper
• Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances

  2009influential reference
• A novel architecture of the 3D stacked MRAM L2 cache for CMPs

  2009cited by this paper
• Searching for the dream embedded memory

  2009cited by this paper
• CACTI 6.0: A Tool to Model Large Caches

  2009cited by this paper
• Energy reduction for STT-RAM using early write termination

  2009cited by this paper
• Spin-Transfer Torque MRAM (STT-MRAM): Challenges and Prospects

  2008cited by this paper
• CACTI 5.0

  2007influential reference
• Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory

  2007cited by this paper
• Spin transfer switching in dual MgO magnetic tunnel junctions

  2007cited by this paper
• Spin-transfer switching in MgO-based magnetic tunnel junctions

  2006cited by this paper
• Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design

  2006cited by this paper
• Advanced HSPICE Macromodel for Magnetic Tunnel Junction

  2005cited by this paper
• Logic-based eDRAM: Origins and rationale for use

  2005influential reference
• On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories

  2004cited by this paper
• Current-driven excitation of magnetic multilayers

  2003cited by this paper
• Thermally activated magnetization reversal in submicron magnetic tunnel junctions for magnetoresistive random access memory

  2002cited by this paper

• Two-Dimensional Error Correction Code for Spin-Transfer Torque Magnetic Random-Access Memory (STT-MRAM) Caches

  2022cites this paper
• The emergence of the local moment molecular spin transistor

  2020cites this paper
• Mitigating and Tolerating Read Disturbance in STT-MRAM-Based Main Memory via Device and Architecture Innovations

  2019influential citation
• An Advance Architecture of Magnetic Random Access Memory

  2018cites this paper
• RNNFast

  2018cites this paper
• RAPS: Restore-Aware Policy Selection for STT-MRAM-Based Main Memory under Read Disturbance

  2017cites this paper
• FlowPaP and FlowReR

  2017cites this paper
• A statistical STT-RAM retention model for fast memory subsystem designs

  2017cites this paper
• Improving read performance of STT-MRAM based main memories through Smash Read and Flexible Read

  2016cites this paper
• A dual-retention time architecture towards secure and high performance STT-RAM main memory subsystem

  2016cites this paper
• Shielding STT-RAM Based Register Files on GPUs against Read Disturbance

  2016cites this paper
• Selective refresh to avoid read disturb errors in STT-RAM main memory

  2016cites this paper
• Statistical Reliability/Energy Characterization in STT-RAM Cell Designs

  2015cites this paper
• Error Characterization and Correction Techniques for Reliable STT-RAM Designs

  2015cites this paper
• Selective restore: An energy efficient read disturbance mitigation scheme for future STT-MRAM

  2015cites this paper
• 2T-1R STT-MRAM memory cells for enhanced on/off current ratio

  2014cites this paper
• Modeling of In-Plane Magnetic Tunnel Junction for Mixed Mode Simulations

  2014cites this paper
• Integration of STT-MRAM model into CACTI simulator

  2014cites this paper
• Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy

  2014cites this paper
• PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method

  2014cites this paper
• Asymmetry in STT-RAM Cell Operations

  2014cites this paper
• Power-performance co-optimization of throughput core architecture using resistive memory

  2013cites this paper
• Modeling Power Consumption of NAND Flash Memories Using FlashPower

  2013cites this paper
• MetaData persistence using storage class memory: experiences with flash-backed DRAM

  2013cites this paper
• CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors

  2013cites this paper
• Loadsa: A yield-driven top-down design method for STT-RAM array

  2013cites this paper
• PS3-RAM: A fast portable and scalable statistical STT-RAM reliability analysis method

  2012cites this paper
• Designing giga-scale memory systems with stt-ram

  2011cites this paper