Resistive Address Decoder

No abstract is available for this paper.

• Publication year

  2017

• Venue

  IEEE computer architecture letters

• Publication date

  2017-07-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/LCA.2017.2670539
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Designs of emerging memory based non-volatile TCAM for Internet-of-Things (IoT) and big-data processing: A 5T2R universal cell

  2016cited by this paper
• Resistive Associative Processor

  2015cited by this paper
• TEAM: ThrEshold Adaptive Memristor Model

  2013cited by this paper
• Memristive devices for computing.

  2013influential reference
• A resistive TCAM accelerator for data-intensive computing

  2011cited by this paper
• Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors

  2009cited by this paper
• VLSI-design of non-volatile memories

  2005cited by this paper

• Multi-Level FeFET-Based CAM Address Decoder

  2024cites this paper
• FASTA: Revisiting Fully Associative Memories in Computer Microarchitecture

  2024cites this paper
• High-performance and low-power decoder circuits for SRAMs using mixed-logic scheme

  2024cites this paper
• A Generalized Multi-Level Structure for High-Precision Binary Decoders

  2024cites this paper
• A Scalable Wear Leveling Technique for Phase Change Memory

  2023influential citation
• ZnG: Architecting GPU Multi-Processors with New Flash for Scalable Data Analysis

  2020cites this paper
• WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive Memories using Programmable Address Decoders

  2020cites this paper
• Enabling Full Associativity with Memristive Address Decoder

  2018cites this paper