Optimistic Parallelization of Floating-Point Accumulation

No abstract is available for this paper.

• Publication year

  2007

• Venue

  IEEE Symposium on Computer Arithmetic

• Publication date

  2007-06-25

• Fields of study

  Computer Science

• Identifiers
  DOI 10.1109/ARITH.2007.25
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Revised6 Report on the Algorithmic Language Scheme

  2009cited by this paper
• Packet Switched vs. Time Multiplexed FPGA Overlay Networks

  2006cited by this paper
• Open Source High Performance Floating-Point Modules

  2006cited by this paper
• Floating-point sparse matrix-vector multiply for FPGAs

  2005cited by this paper
• FPGAs vs. CPUs: trends in peak floating-point performance

  2004cited by this paper
• Itanium 2 Processor Microarchitecture

  2003cited by this paper
• Accurate Floating Point Summation

  2002cited by this paper
• Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques

  2000cited by this paper
• Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes

  1991cited by this paper
• Revised4 report on the algorithmic language scheme

  1991cited by this paper
• Fast area-efficient VLSI adders

  1987cited by this paper
• Revised5 Report on the Algorithmic Language Scheme

  1986cited by this paper
• Data parallel algorithms

  1986cited by this paper
• IEEE Standard for Binary Floating Point Arithmetic

  1985cited by this paper
• Parallel algorithms for the rounding exact summation of floating point numbers

  1982cited by this paper
• A Regular Layout for Parallel Adders

  1982cited by this paper
• A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations

  1973cited by this paper
• Accurate floating-point summation

  1970cited by this paper
• Conditional-Sum Addition Logic

  1960influential reference

• Causes and Effects of Unanticipated Numerical Deviations in Neural Network Inference Frameworks

  2023cites this paper
• JugglePAC: A Pipelined Accumulation Circuit

  2023cites this paper
• Novel architecture for floating point accumulator with cancelation error detection

  2023cites this paper
• On Determinism of Game Engines Used for Simulation-Based Autonomous Vehicle Verification

  2021cites this paper
• MULTI-PARAMETER ROVER WHEEL AND GROUSER OPTIMIZATION FOR DEPLOYMENT IN PHOBOS’ MILLI-G ENVIRONMENT

  2020cites this paper
• Application-Specific Arithmetic in High-Level Synthesis Tools

  2020cites this paper
• Order Matters: A Case Study on Reducing Floating Point Error in Sums Via Ordering and Grouping

  2020cites this paper
• High-level synthesis and arithmetic optimizations

  2019cites this paper
• High-Level Synthesis Using Application-Specific Arithmetic: A Case Study

  2017cites this paper
• A time-integration method for stable simulation of extremely deformable hyperelastic objects

  2017cites this paper
• Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations

  2017cites this paper
• High-level synthesis and arithmetic optimization applied to reductions

  2016cites this paper
• The Unified Accumulator Architecture

  2016cites this paper
• Generation of floating point 2D scaling operators for FPGA

  2016cites this paper
• 物理シミュレーションにおける原理的課題:現実・モデル・シミュレータの関係から

  2016cites this paper
• Generation of floating point 2D translation operators for FPGA

  2015cites this paper
• Withdrawn owing to plagiarism

  2015cites this paper
• Accelerating the SPICE Circuit Simulator Using an FPGA: A Case Study

  2013cites this paper
• Opérateurs et engins de calcul en virgule flottante et leur application à la simulation en temps réel sur FPGA

  2013cites this paper
• Modular Design of Fully Pipelined Reduction Circuits on FPGAs

  2013cites this paper
• Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators

  2013cites this paper
• Accurate Parallel Floating-Point Accumulation

  2013cites this paper
• Accuracy, cost, and performance tradeoffs for floating-point accumulation

  2013cites this paper
• Accuracy, cost and performance trade-offs for streaming set-wise floating point accumulation on FPGAs

  2013cites this paper
• ${\rm SPICE}^2$: Spatial Processors Interconnected for Concurrent Execution for Accelerating the SPICE Circuit Simulator Using an FPGA

  2012cites this paper
• FPGA acceleration of Sparse Matrix-Vector Multiplication based on Network-on-Chip

  2011cites this paper
• IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers

  2011cites this paper
• The Arithmetic Operators You Will Never See in a Microprocessor

  2011cites this paper
• VLSI design concepts for iterative algorithms

  2011cites this paper
• Customizing floating-point units for FPGAs: Area-performance-standard trade-offs

  2011cites this paper
• Profile-directed specialisation of custom floating-point hardware

  2010cites this paper
• Sparse matrix-vector multiplication on network-on-chip

  2010cites this paper
• Software Implementation of Floating-Point Arithmetic

  2010cites this paper
• Synthesis of Floating-Point Addition Clusters on FPGAs Using Carry-Save Arithmetic

  2010cites this paper
• Sparse Matrix-Vector Multiplication Based on Network-on-Chip in FPGA

  2010cites this paper
• Multi-operand Floating-Point Addition

  2009cites this paper
• Effects of floating-point non-associativity on numerical computations on massively multithreaded systems

  2009cites this paper
• Floating point datapath synthesis for FPGAs

  2008cites this paper
• Speculative Reduction of Floating Point Datapaths

  2008cites this paper
• When FPGAs are better at floating-point than microprocessors

  2008cites this paper