Magellan: A Search and Machine Learning-based Framework for Fast Multi-core Design Space Exploration and Optimization

No abstract is available for this paper.

• Publication year

  2008

• Venue

  Design, Automation and Test in Europe

• Publication date

  2008-03-10

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/1403375.1403721
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Efficiently exploring architectural design spaces via predictive modeling

  2006cited by this paper
• Core architecture optimization for heterogeneous chip multiprocessors

  2006cited by this paper
• Accurate and efficient regression modeling for microarchitectural performance and power prediction

  2006cited by this paper
• Efficient architecture/compiler co-exploration for ASIPs

  2002cited by this paper
• Cacti 3. 0: an integrated cache timing, power, and area model

  2001influential reference
• Fellowship - Simulation And Modeling Of A Simultaneous Multithreading Processor

  1996cited by this paper

• Omega: A Hardware-Software Framework for Complete Design Space Exploration of FPGA-Based Heterogeneous Multi-Core SoCs

  2026cites this paper
• OneDSE: A Unified Microprocessor Metric Prediction and Design Space Exploration Framework

  2025cites this paper
• A-DECA: An Automated Design Space Exploration Approach for Computing Architectures to Develop Efficient High-Performance Many-Core Processors

  2023cites this paper
• Accelerating a Classic 3D Video Game on Heterogeneous Reconfigurable MPSoCs

  2020cites this paper
• Applied Reconfigurable Computing. Architectures, Tools, and Applications: 16th International Symposium, ARC 2020, Toledo, Spain, April 1–3, 2020, Proceedings

  2020influential citation
• CSMO-DSE

  2020cites this paper
• Design Space Exploration for Chiplet-Assembly-Based Processors

  2020cites this paper
• ARC: DVFS-aware asymmetric-retention STT-RAM caches for energy-efficient multicore processors

  2019cites this paper
• LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure

  2019cites this paper
• MeXT: A Flow for Multiprocessor Exploration

  2019cites this paper
• High-level synthesis of on-chip multiprocessor architectures based on answer set programming

  2018cites this paper
• Consolidating the innovative concepts towards Exascale computing for Co-Design of Co-Applications ll: Co-Design Automation - Workload Characterization

  2018cites this paper
• MULTI-OBJECTIVE OPTIMIZATION FOR AN ENHANCED MULTI-CORE SNIPER SIMULATOR

  2018cites this paper
• Explorer Selecting Heterogeneous Cores for Diversity

  2017cites this paper
• Explorer Four Metrics to Evaluate Heterogeneous Multicores

  2017cites this paper
• Artificial calf weaning strategies and the role of machine learning: A review

  2017cites this paper
• Selecting Heterogeneous Cores for Diversity 1 2

  2017cites this paper
• Heterogeneous processor composition: metrics and methods

  2016cites this paper
• Fuzzy logic based energy and throughput aware design space exploration for MPSoCs

  2016cites this paper
• Selecting Heterogeneous Cores for Diversity

  2016cites this paper
• Ant Colony Optimization for multicore re-configurable architecture

  2016cites this paper
• Fuzzy logic based adaptive MPSoC for balanced energy and throughput

  2016cites this paper
• Economizing TSV Resources in 3-D Network-on-Chip Design

  2015cites this paper
• Finding near‐perfect parameters for hardware and code optimizations with automatic multi‐objective design space explorations

  2015cites this paper
• Four Metrics to Evaluate Heterogeneous Multicores

  2015cites this paper
• Multi-Objective Optimization of Advanced Computing Systems : Some Achievements and Fertile Work Directions

  2015cites this paper
• Patterned Heterogeneous CMPs: The Case for Regularity-Driven System-Level Synthesis

  2014cites this paper
• Multi-objective hardware-software co-optimization for the SNIPER multi-core simulator

  2014cites this paper
• HMCPA: Heuristic Method Utilizing Critical Path Analysis for Design Space Exploration of Superscalar Microprocessors

  2014cites this paper
• Multi-objective DSE algorithms' evaluations on processor optimization

  2013cites this paper
• Using FOCAP tool for teaching microarchitecture simulation and optimization

  2013cites this paper
• Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors

  2013cites this paper
• Automatic synthesis and optimization of chip multiprocessors

  2013cites this paper
• A Comparison of Multi-objective Algorithms for the Automatic Design Space Exploration of a Superscalar System

  2013cites this paper
• Multi Objective Design Space Exploaration for Grid ALU Processor

  2012cites this paper
• Multi-objective optimisations for a superscalar architecture with selective value prediction

  2012influential citation
• Performanceanalyse und plattformspezifische Optimierungen am Beispiel des Grid-ALU-Prozessors

  2012cites this paper
• Optimization Engine for the FlexTools Design Space Exploration Platform

  2011cites this paper
• Application-Specific Energy Optimization of General-Purpose Datapath Interconnect

  2011influential citation
• Optimizing a Superscalar System using Multi-objective Design Space Exploration

  2011cites this paper
• Exploring energy aware microarchitectural design space via computationally efficient genetic programming

  2011cites this paper
• Dynamic energy allocation for coordinated optimization in enterprise workloads

  2011cites this paper
• Automatic multi-objective optimization of parameters for hardware and code optimizations

  2011cites this paper
• Criticality-driven superscalar design space exploration

  2010cites this paper
• Heuristics for Flexible CMP Synthesis

  2010cites this paper
• ArchExplorer.org: A methodology for facilitating a fair Comparison of research ideas

  2010cites this paper
• ArchExplorer for Automatic Design Space Exploration

  2010cites this paper
• Predicting microarchitectural power using Interval Based Hierarchical Support Vector Machine

  2010cites this paper
• ArchExplorer.org: joint compiler/hardware exploration for fair comparison of architectures

  2009cites this paper
• A Synthesizable HDL Model for Out-of-Order Superscalar Processors.

  2009cites this paper
• Architecture synthesis for adaptive multiprocessor systems on chip

  2009cites this paper