SWIFTNoC

No abstract is available for this paper.

• Publication year

  2017

• Venue

  ACM Journal on Emerging Technologies in Computing Systems

• Publication date

  2017-06-29

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1145/3060517
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Islands of heaters: A novel thermal management framework for photonic NoCs

  2017cited by this paper
• SPECTRA: A Framework for Thermal Reliability Management in Silicon-Photonic Networks-on-Chip

  2016cited by this paper
• Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers

  2016cited by this paper
• PICO: Mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs

  2016influential reference
• Process variation aware crosstalk mitigation for DWDM based photonic NoC architectures

  2016cited by this paper
• Mitigation of homodyne crosstalk noise in silicon photonic NoC architectures with tunable decoupling

  2016cited by this paper
• Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip

  2015cited by this paper
• Reconfigurable Silicon-Photonic Network with Improved Channel Sharing for Multicore Architectures

  2015influential reference
• User Cooperation Network Coding Approach for NoC Performance Improvement

  2015cited by this paper
• Low-latency wireless 3D NoCs via randomized shortcut chips

  2014cited by this paper
• Optical Crossbars on Chip, a comparative study based on worst-case propagation losses

  2014cited by this paper
• Design Options for Optical Ring Interconnect in Future Client Devices

  2014cited by this paper
• T1B: Wireless NoC as interconnection backbone for multicore chips: Promises and challenges

  2014cited by this paper
• QuT: A low-power optical Network-on-Chip

  2014cited by this paper
• An application-aware heterogeneous prioritization framework for NoC based chip multiprocessors

  2014cited by this paper
• Design space exploration for reliable mm-wave wireless NoC architectures

  2013cited by this paper
• PROBE: Prediction-based optical bandwidth scaling for energy-efficient NoCs

  2013cited by this paper
• Runtime Management of Laser Power in Silicon-Photonic Multibus NoC Architecture

  2013cited by this paper
• 2012 Updates to the International Technology Roadmap for Semiconductors (ITRS) Metrology Chapter | NIST

  2013cited by this paper
• DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling

  2012cited by this paper
• Design of an efficient NoC architecture using millimeter-wave wireless links

  2012cited by this paper
• Energy-efficient optical broadcast for nanophotonic networks-on-chip

  2012influential reference
• A Particle Swarm Optimization approach for synthesizing application-specific hybrid photonic networks-on-chip

  2012cited by this paper
• Ultra-efficient 10 Gb/s hybrid integrated silicon photonic transmitter and receiver.

  2011cited by this paper
• The gem5 simulator

  2011cited by this paper
• OPAL: A multi-layer hybrid photonic NoC for 3D ICs

  2011cited by this paper
• BLOCON: A Bufferless Photonic Clos network-on-chip architecture

  2011cited by this paper
• FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar

  2010influential reference
• Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores

  2010cited by this paper
• ATAC: Improving performance and programmability with on-chip optical networks

  2010cited by this paper
• UNION: A unified inter/intra-chip optical network for chip multiprocessors

  2010influential reference
• Interleaving granularity on high bandwidth memory architecture for CMPs

  2010cited by this paper
• A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing

  2010cited by this paper
• Reliable bounds for the propagation delay in VLSI nano interconnects based on Multi Wall Carbon Nano Tubes

  2010cited by this paper
• A high-speed optical multi-drop bus for computer interconnections

  2009cited by this paper
• Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors

  2009cited by this paper
• Phastlane: a rapid transit optical routing network

  2009cited by this paper
• Firefly: illuminating future network-on-chip with nanophotonics

  2009influential reference
• Light speed arbitration and flow control for nanophotonic interconnects

  2009influential reference
• Device Requirements for Optical Interconnects to Silicon Chips

  2009cited by this paper
• Silicon-photonic clos networks for global on-chip communication

  2009cited by this paper
• Encoding Techniques for On-Chip Communication Architectures

  2008cited by this paper
• Corona: System Implications of Emerging Nanophotonic Technology

  2008influential reference
• SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip

  2008cited by this paper
• The PARSEC benchmark suite: Characterization and architectural implications

  2008cited by this paper
• Design Exploration of Optical Interconnection Networks for Chip Multiprocessors

  2008cited by this paper
• An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS

  2008cited by this paper
• Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support

  2008cited by this paper
• Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics

  2008cited by this paper
• On-Chip Communication Architectures: System on Chip Interconnect

  2008cited by this paper
• System level performance analysis of carbon nanotube global interconnects for emerging chip multiprocessors

  2008influential reference
• 12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators.

  2007cited by this paper
• nD-RAPID: a multidimensional scalable fault-tolerant optoelectronic interconnection for high-performance computing systems

  2007cited by this paper
• Performance analysis of carbon nanotube interconnects for VLSI applications

  2005cited by this paper
• A low latency router supporting adaptivity for on-chip interconnects

  2005cited by this paper
• RAPID: reconfigurable and scalable all-photonic interconnect for distributed shared memory multiprocessors

  2004cited by this paper
• International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について －

  2004cited by this paper
• Carbon nanotubes for interconnect applications

  2002cited by this paper
• The future of wires

  2001cited by this paper
• Route packets, not wires: on-chip interconnection networks

  2001cited by this paper
• OPTNET: a cost-effective optical network for multiprocessors

  1998cited by this paper
• SPEED DMON: Cache Coherence on an Optical Multichannel Interconnect Architecture

  1997cited by this paper
• Optoelectronic buses for high-performance computing

  1994cited by this paper
• Optical interconnections for VLSI systems

  1984cited by this paper

• MLRW: Minimal Link-usage Routing and Reusable Wavelength Assignment for Multiple Multicasts in Ring-based Optical Network-on-Chip

  2025cites this paper
• Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators

  2024cites this paper
• Education Abstract: Optical Computing for AI Acceleration

  2023cites this paper
• Flumen: Dynamic Processing in the Photonic Interconnect

  2023cites this paper
• Sixer: A low-overhead, fully-distributed test scheme with guaranteed delivery of packets in networks-on-chip

  2023cites this paper
• ReSiPI: A Reconfigurable Silicon-Photonic 2.5D Chiplet Network with PCMs for Energy-Efficient Interposer Communication

  2022cites this paper
• Albireo: Energy-Efficient Acceleration of Convolutional Neural Networks via Silicon Photonics

  2021cites this paper
• Photonic Networks-on-Chip Employing Multilevel Signaling: A Cross-Layer Comparative Study

  2021cites this paper
• Securing Silicon Photonic NoCs Against Hardware Attacks

  2021cites this paper
• ARXON: A Framework for Approximate Communication Over Photonic Networks-on-Chip

  2021cites this paper
• Maximal Connectivity Test with Channel-Open Faults in On-Chip Communication Networks

  2020cites this paper
• Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks

  2020influential citation
• A Low-Cost Test Solution for Reliable Communication in Networks-on-Chip

  2019cites this paper
• BigBus

  2019cites this paper
• LIBRA: Thermal and Process Variation Aware Reliability Management in Photonic Networks-on-Chip

  2018cites this paper
• Securing Photonic NoC Architectures from Hardware Trojans

  2018influential citation
• BiGNoC: Accelerating Big Data Computing with Application-Specific Photonic Network-on-Chip Architectures

  2018cites this paper
• Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs

  2018cites this paper
• SOTERIA: Exploiting Process Variations to Enhance Hardware Security with Photonic NoC Architectures

  2018cites this paper
• Cross-Layer Thermal Reliability Management in Silicon Photonic Networks-on-Chip

  2018cites this paper
• HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs

  2018cites this paper
• Performance-aware test-time optimization schemes for analysis of logic level faults in channels of on-chip networks

  2018cites this paper
• Improving the reliability and energy-efficiency of high-bandwidth photonic NoC architectures with multilevel signaling

  2017cites this paper