On Synthesizing Controllers from Bounded-Response Properties

No abstract is available for this paper.

• Publication year

  2007

• Venue

  International Conference on Computer Aided Verification

• Publication date

  2007-07-03

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1007/978-3-540-73368-3_12
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Comparing the Expressiveness of Timed Automata and Timed Extensions of Petri Nets

  2008cited by this paper
• On optimal and reasonable control in the presence of adversaries

  2007cited by this paper
• Faster Solutions of Rabin and Streett Games

  2006cited by this paper
• From MITL to Timed Automata

  2006cited by this paper
• Real Time Temporal Logic: Past, Present, Future

  2005cited by this paper
• Efficient On-the-Fly Algorithms for the Analysis of Timed Games

  2005cited by this paper
• Transactions in RCCS

  2005cited by this paper
• A compositional approach to CTL* verification

  2005cited by this paper
• Monitoring Temporal Properties of Continuous Signals

  2004cited by this paper
• Theories for the Global Ubiquitous Computer

  2004cited by this paper
• Analysis of Recursive Game Graphs Using Data Flow Equations

  2004cited by this paper
• On Recognizable Timed Languages

  2004cited by this paper
• Synthesis of safe, QoS extendible, application specific schedulers for heterogeneous real-time systems

  2003cited by this paper
• Tools for Controller Synthesis of Timed Systems

  2002cited by this paper
• A Probabilistic Extension of UML Statecharts

  2002cited by this paper
• Fault Diagnosis for Timed Automata

  2002cited by this paper
• Timed regular expressions

  2002cited by this paper
• Analysis of Timed Systems Using Time-Abstracting Bisimulations

  2001cited by this paper
• On-the-Fly Controller Synthesis for Discrete and Dense-Time Systems

  1999cited by this paper
• Secure Synthesis of Code: A Process Improvement Experiment

  1999cited by this paper
• On the Synthesis of Discrete Controllers for Timed Systems (An Extended Abstract)

  1995cited by this paper
• Symbolic Controller Synthesis for Discrete and Timed Systems

  1994cited by this paper
• A Theory of Timed Automata

  1994cited by this paper
• Hybrid Systems II

  1994cited by this paper
• Control of Discrete Event Systems

  1992cited by this paper
• The benefits of relaxing punctuality

  1991cited by this paper
• Specifying real-time properties with metric temporal logic

  1990cited by this paper
• On the synthesis of a reactive module

  1989cited by this paper
• Finite automata : behavior and synthesis

  1973cited by this paper
• Solving sequential conditions by finite-state strategies

  1969cited by this paper

• Falsification-Driven Reinforcement Learning for Maritime Motion Planning

  2025cites this paper
• Towards the Usage of Window Counting Constraints in the Synthesis of Reactive Systems to Reduce State Space Explosion

  2024cites this paper
• A Singly Exponential Transformation of LTL[X, F] into Pure Past LTL

  2023cites this paper
• Taming Large Bounds in Synthesis from Bounded-Liveness Specifications (Full Version)

  2023cites this paper
• RTAMT – Runtime Robustness Monitors with Application to CPS and Robotics

  2023cites this paper
• A compositional framework for algebraic quantitative online monitoring over continuous-time signals

  2023cites this paper
• Complexity of Safety and coSafety Fragments of Linear Temporal Logic

  2022cites this paper
• Reactive Synthesis for DECLARE via symbolic automata

  2022cites this paper
• Extended bounded response LTL: a new safety fragment for efficient reactive synthesis

  2021cites this paper
• A Compositional Framework for Quantitative Online Monitoring over Continuous-Time Signals

  2021cites this paper
• RTAMT: Online Robustness Monitors from STL

  2020cites this paper
• Reactive Synthesis from Extended Bounded Response LTL Specifications

  2020influential citation
• Testing scratch programs automatically

  2019cites this paper
• Runtime Monitoring with Recovery of the SENT Communication Protocol

  2017cites this paper
• Practical controller synthesis for MTL0,∞

  2017cites this paper
• Applying High-Level Synthesis for Synthesizing Hardware Runtime STL Monitors of Mission-Critical Properties

  2016cites this paper
• Monitoring of MTL specifications with IBM's spiking-neuron model

  2016cites this paper
• Some Thoughts on Runtime Verification

  2016cites this paper
• Symbolic Synthesis of Timed Models with Strict 2-Phase Fault Recovery

  2016cites this paper
• The HARMONIA Project: Hardware Monitoring for Automotive Systems-of-Systems

  2016cites this paper
• Applying Runtime Monitoring for Automotive Electronic Development

  2016cites this paper
• Intelligent Hardware-Enabled Sensor and Software Safety and Health Management for Autonomous UAS

  2015cites this paper
• Automated Synthesis of Timed and Distributed Fault-Tolerant Systems

  2015cites this paper
• From signal temporal logic to FPGA monitors

  2015influential citation
• A Metric Temporal Logic Specification Interface for Real-Time Discrete-Event Control

  2014cites this paper
• Temporal-Logic Based Runtime Observer Pairs for System Health Management of Real-Time Systems

  2014cites this paper
• Runtime enforcement of regular timed properties

  2014cites this paper
• Synthesizing bounded-time 2-phase fault recovery

  2014cites this paper
• Template-Based Synthesis of Plan Execution Monitors

  2013cites this paper
• Synthesis of event-based controllers for software engineering

  2013cites this paper
• CGMurphi: Automatic synthesis of numerical controllers for nonlinear hybrid systems

  2013cites this paper
• Developing Embedded Systems from Formal Specifications Written in Temporal Logic

  2013cites this paper
• Efficient controller synthesis for a fragment of $$\hbox {MTL}_{0, \infty }$$MTL0,∞

  2013influential citation
• Synthesizing Bounded-Time 2-Phase Recovery

  2013cites this paper
• Zone-based Synthesis of Timed Models with Strict Phased Fault Recovery

  2013cites this paper
• Towards Real-time, On-board, Hardware-supported Sensor and Software Health Management for Unmanned Aerial Systems

  2013cites this paper
• Requirements modelling by synthesis of deontic input-output automata

  2013influential citation
• Compositional Synthesis of Safety Controllers

  2012cites this paper
• On construction of safety signal automata for MITL[ u, s] using temporal projections

  2011cites this paper
• Model-based synthesis of control software from system-level formal specifications

  2011cites this paper
• Quantized Feedback Control Software Synthesis from System Level Formal Specifications for Buck DC/DC Converters

  2011cites this paper
• On Construction of Safety Signal Automata for $MITL[\: \mathcal{U}, \: \mathcal{S}]$ Using Temporal Projections

  2011cites this paper
• A halting algorithm to determine the existence of decoder

  2010cites this paper
• From Mtl to Deterministic Timed Automata

  2010influential citation
• Synthesis of Quantized Feedback Control Software for Discrete Time Linear Hybrid Systems

  2010cites this paper
• Realizability of Real-Time Logics

  2009cites this paper
• Synthesizing complementary circuits automatically

  2009cites this paper
• Compositional Control Synthesis for Partially Observable Systems

  2009cites this paper
• Checking Temporal Properties of Discrete, Timed and Continuous Behaviors

  2008cites this paper
• Checking Timed and Hybrid Properties: Theory and Applications. (Vérification de propriétés temporisées et hybrides: théorie et applications)

  2008cites this paper
• Robustness of Temporal Logic Specifications

  2006cites this paper
• Specification and Verification Techniques of Embedded Systems Using Probabilistic Linear Hybrid Automata

  2005cites this paper
• Efficiently Computable Distance-Based Robustness for a Practical Fragment of STL

  year unknowncites this paper
• Laboratoire Verimag

  year unknowncites this paper