Integrating a Boolean satisfiability checker and BDDs for combinational equivalence checking

No abstract is available for this paper.

• Publication year

  1998

• Venue

  Proceedings Eleventh International Conference on VLSI Design

• Publication date

  1998-01-04

• Fields of study

  Mathematics, Computer Science

• Identifiers
  DOI 10.1109/ICVD.1998.646606
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• An efficient equivalence checker for combinational circuits

  1996cited by this paper
• Combinational test generation using satisfiability

  1996cited by this paper
• GRASP-A new search algorithm for satisfiability

  1996cited by this paper
• VERILAT: verification using logic augmentation and transformations

  1996cited by this paper
• Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment

  1995cited by this paper
• Advanced Verification Techniques Based on Learning

  1995cited by this paper
• Verification of large synthesized designs

  1993cited by this paper
• Test pattern generation using Boolean satisfiability

  1992cited by this paper
• Sequential circuit design using synthesis and optimization

  1992cited by this paper
• On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication

  1991cited by this paper
• Tautology checking using cross-controllability and cross-observability relations

  1990cited by this paper
• Combinational profiles of sequential benchmark circuits

  1989cited by this paper
• Functional comparison of logic designs for VLSI circuits

  1989cited by this paper
• Graph-based Algorithm for Boolean Function Manipulation

  1989cited by this paper
• Logic verification using binary decision diagrams in a logic synthesis environment

  1988cited by this paper

• Circuit Design Obfuscation for Hardware Security

  2018cites this paper
• Enhanced Integration of QBF Solving Techniques

  2012cites this paper
• SYNTHESIS AND OPTIMIZATION OF A 4-BIT MAGNITUDE COMPARATOR CIRCUIT USING BDD AND PRE-COMPUTATION BASED STRATEGY FOR LOW POWER

  2012cites this paper
• Combinational equivalence checking on the OpenAccess Platform: Performance analysis and research opportunities

  2012cites this paper
• New approaches to model checking and to 3-valued abstraction and refinement

  2010cites this paper
• 15 . 2 Circuit-based Boolean Reasoning

  2009cites this paper
• Hybrid BDD and All-SAT Method for Model Checking

  2009cites this paper
• SAT-based verification: from core algorithms to novel application domains

  2008cites this paper
• On Complexity of Internal and External Equivalence Checking

  2007cites this paper
• BDD Package Based on Boolean NOR Operation

  2007cites this paper
• On Complexity of External and Internal Equivalence Checking Cadence Berkeley Labs

  2006cites this paper
• A novel formal verification approach for RTL hardware IP cores

  2005cites this paper
• Managing Circuit Don't Cares in Boolean Satisfiability

  2005cites this paper
• Foundations of Hierarchical SAT-Solving

  2005cites this paper
• Optimization algorithms for the minimum-cost satisfiability problem

  2004cites this paper
• Function-Complete Lookahead in Support of Efficient SAT Search Heuristics

  2004cites this paper
• Fair watermarking using combinatorial isolation lemmas

  2004cites this paper
• Non-Parametric Statistical Techniques for Computational Forensic Engineering

  2003cites this paper
• Checking satisfiability of a conjunction of BDDs

  2003cites this paper
• SBSAT: a State-Based, BDD-Based Satisfiability Solver

  2003cites this paper
• Equivalence Checking of Dissimilar Circuits

  2003cites this paper
• Integrating CNF and BDD based SAT solvers

  2003cites this paper
• A satisfiability procedure for quantified Boolean formulae

  2003cites this paper
• Theory and Applications of Satisfiability Testing

  2003cites this paper
• Learning from BDDs in SAT-based bounded model checking

  2003cites this paper
• On a Model-Based Design Verificationfor Combinatorial Boolean Networks

  2002cites this paper
• Checking equivalence for circuits containing incompletely specified boxes

  2002cites this paper
• Equivalence Checking in the Presence of Incompletely Specified Boxes

  2002cites this paper
• Robust Boolean reasoning for equivalence checking and functional property verification

  2002cites this paper
• Combinational and sequential equivalence checking

  2001cites this paper
• Dynamic detection and removal of inactive clauses in SAT with application in image computation

  2001cites this paper
• Circuit-based Boolean reasoning

  2001cites this paper
• Combinational equivalence checking using Boolean satisfiability and binary decision diagrams

  2001cites this paper
• Partition-based decision heuristics for image computation using SAT and BDDs

  2001cites this paper
• Fast error diagnosis for combinational verification

  2000cites this paper
• SAT-Based Image Computation with Application in Reachability Analysis

  2000cites this paper
• Boolean satisfiability in electronic design automation

  2000cites this paper
• C-based SoC design flow and EDA tools: an ASIC and system vendorperspective

  2000cites this paper
• M-CHECK: a multiple engine combinational equivalence checker

  2000cites this paper
• Verfahren und anordnung zum vergleich einer ersten eigenschaft mit vorgegebenen eigenschaften eines technischen systems

  1999cites this paper
• Tight integration of combinational verification methods

  1998cites this paper