Beyond Amdahl's Law: An Objective Function That Links Multiprocessor Performance Gains to Delay and Energy

No abstract is available for this paper.

• Publication year

  2012

• Venue

  IEEE transactions on computers

• Publication date

  2012-08-01

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1109/TC.2011.169
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• HP Laboratories Technical Report

  2013cited by this paper
• A high-level analytical model for application specific CMP design exploration

  2011cited by this paper
• Processor: A 64-Core SoC with Mesh Interconnect

  2010cited by this paper
• A Sub-2 W Low Power IA Processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS

  2009cited by this paper
• An Analytical Model to Study Optimal Area Breakdown between Cores and Caches in a Chip Multiprocessor

  2009cited by this paper
• Analytical methods for the design and optimization of chip-multiprocessor architectures

  2009cited by this paper
• Architecture and Physical Implementation of a Third Generation 65 nm, 16 Core, 32 Thread Chip-Multithreading SPARC Processor

  2009cited by this paper
• GrayWulf: Scalable Clustered Architecture for Data Intensive Computing

  2009cited by this paper
• A 65 nm 2-Billion Transistor Quad-Core Itanium Processor

  2009cited by this paper
• A first-order fine-grained multithreaded throughput model

  2009cited by this paper
• Larrabee: a many-core x86 architecture for visual computing

  2008cited by this paper
• Larrabee: A many-Core x86 architecture for visual computing

  2008cited by this paper
• A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor

  2008cited by this paper
• Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era

  2008cited by this paper
• Amdahl's Law in the Multicore Era

  2008cited by this paper
• On the Nature of Cache Miss Behavior: Is It √2?

  2008cited by this paper
• CACTI 5 . 1

  2008cited by this paper
• GPU Computing

  2008cited by this paper
• Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip

  2008cited by this paper
• A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications

  2007influential reference
• Amdahl’s Law Revisited for Single Chip Systems

  2007cited by this paper
• The AMD Opteron Northbridge Architecture

  2007cited by this paper
• An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS

  2007cited by this paper
• A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing

  2007cited by this paper
• Thousand Core ChipsA Technology Perspective

  2007cited by this paper
• UltraSPARC T2: A highly-treaded, power-efficient, SPARC SOC

  2007cited by this paper
• Petascale computational systems

  2007cited by this paper
• IBM POWER6 microarchitecture

  2007cited by this paper
• Exploring Large-Scale CMP Architectures Using ManySim

  2007cited by this paper
• CMP design space exploration subject to physical constraints

  2006cited by this paper
• Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor

  2006cited by this paper
• Retinomorphic system design in three dimensional SOI-CMOS

  2006cited by this paper
• Design space exploration for multicore architectures: a power/performance/thermal view

  2006cited by this paper
• The ARM Architecture

  2006cited by this paper
• Cell Multiprocessor Communication Network: Built for Speed

  2006cited by this paper
• Niagara: a 32-way multithreaded Sparc processor

  2005cited by this paper
• POWER5 system microarchitecture

  2005cited by this paper
• Xbox 360 system architecture

  2005cited by this paper
• Montecito: a dual-core, dual-thread Itanium processor

  2005cited by this paper
• Predicting inter-thread cache contention on a chip multi-processor architecture

  2005cited by this paper
• A 4-MB on-chip L2 cache for a 90-nm 1.6-GHz 64-bit microprocessor

  2005cited by this paper
• A 130-nm triple-V/sub t/ 9-MB third-level on-die cache for the 1.7-GHz Itanium/spl reg/ 2 processor

  2005cited by this paper
• A 2.5-mW SOS CMOS optical receiver for chip-to-chip interconnect

  2004cited by this paper
• IBM Power5 chip: a dual-core multithreaded processor

  2004cited by this paper
• A scalable X86 CPU design for 90 nm process

  2004cited by this paper
• Computer architecture - a quantitative approach, 3rd Edition

  2003cited by this paper
• New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors

  2003cited by this paper
• A 7 milliwatt 1GBPS CMOS optical receiver for through wafer communication

  2003cited by this paper
• Optical interconnects for future high performance integrated circuits

  2003cited by this paper
• Simics: A Full System Simulation Platform

  2002cited by this paper
• Does increased aromatase activity in adipose fibroblasts cause low sexual desire in patients with HIV lipodystrophy?

  2002cited by this paper
• POWER4 system microarchitecture

  2002cited by this paper
• RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors

  2002cited by this paper
• Uses and abuses of Amdahl's law

  2001cited by this paper
• 5 mV, Gbit/s silicon on sapphire CMOS optical receiver

  2001cited by this paper
• Cacti 3. 0: an integrated cache timing, power, and area model

  2001cited by this paper
• Piranha: a scalable architecture based on single-chip multiprocessing

  2000cited by this paper
• Energy-driven integrated hardware-software optimizations using SimplePower

  2000cited by this paper
• Maximizing Beowulf Performance

  2000cited by this paper
• New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)(abstract only)

  1999cited by this paper
• Exploring Microprocessor Architectures for Gigascale Integration

  1999cited by this paper
• Analytic evaluation of shared-memory systems with ILP processors

  1998cited by this paper
• Using the SimOS machine simulator to study complex computer systems

  1997cited by this paper
• Energy-efficiency of VLSI caches: a comparative study

  1997cited by this paper
• The SimpleScalar tool set, version 2.0

  1997cited by this paper
• Analytical energy dissipation models for low-power caches

  1997cited by this paper
• CMOS scaling into the nanometer regime

  1997cited by this paper
• The case for a single-chip multiprocessor

  1996cited by this paper
• Computer Architecture: A Quantitative Approach, 2nd Edition

  1996cited by this paper
• Energy dissipation in general purpose microprocessors

  1996cited by this paper
• Cache design trade-offs for power and performance optimization: a case study

  1995cited by this paper
• The HTK book

  1995cited by this paper
• Characteristics Of Performance-Optimal Multi-level Cache Hierarchies

  1989cited by this paper
• Preliminary discussion of the logical design of an electronic computing instrument (1946)

  1989influential reference
• Reevaluating Amdahl's law

  1988cited by this paper
• Mathematical Statistics and Data Analysis

  1988cited by this paper
• Introduction to VLSI systems

  1978influential reference
• Computer Architecture: A Quantitative Approach

  1969cited by this paper
• Validity of the single processor approach to achieving large scale computing capabilities

  1967influential reference
• This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Coordinated Adaptive Robust Contouring Control of an Industrial Biaxial Precision Gantry with C

  year unknowncited by this paper

• People evaluate idle collaborators based on their impact on task efficiency.

  2025cites this paper
• HILP: Accounting for Workload-Level Parallelism in System-on-Chip Design Space Exploration

  2025cites this paper
• Predicting Multi-Agent Specialization via Task Parallelizability

  2025cites this paper
• A CMOS-compatible oscillation-based VO2 Ising machine solver

  2024cites this paper
• Beyond time complexity: data movement complexity analysis for matrix multiplication

  2022cites this paper
• APE: Metrics for understanding application performance efficiency under power caps

  2022cites this paper
• Speedup and efficiency of computational parallelization: A unifying approach and asymptotic analysis

  2022cites this paper
• NSF Workshop on Micro/Nano Circuits and Systems Design and Design Automation: Challenges and Opportunities

  2021cites this paper
• Heterogeneous Computational Resource Allocation for C-RAN: A Contract-Theoretic Approach

  2021cites this paper
• Parallel Computation of Event-Based Visual Features Using Relational Graphs

  2021cites this paper
• Amdahl's law in the context of heterogeneous many-core systems - a survey

  2020influential citation
• Amdahl’s and Other Laws

  2020cites this paper
• A Comprehensive Survey on Implementation of Image Processing Algorithms using FPGA

  2020cites this paper
• Integrating Amdahl-like Laws and Divisible Load Theory

  2019cites this paper
• A Historical Perspective on Hardware AI Inference, Charge-Based Computational Circuits and an 8 bit Charge-Based Multiply-Add Core in 16 nm FinFET CMOS

  2019cites this paper
• Parallelism Analysis for a Multi-core Speech Recognition Architecture

  2019cites this paper
• A Novel Speedup Evaluation for Multicore Architecture Based Topology of On-Chip Memory

  2019cites this paper
• Decentralized Scalable Dynamic Load Balancing Among Virtual Network Slice Instantiations

  2018cites this paper
• Memristor devices for neural networks

  2018cites this paper
• Generalization of Pollack Rule and Alternative Power Equation

  2018cites this paper
• High-performance embedded computing

  2017cites this paper
• Modeling Performance and Energy Efficiency of Virtualized Flexible Networks

  2017cites this paper
• From imagining to the making of a novel and fast search methodology: Thabit's algorithm

  2017cites this paper
• Parallel HEVC decoding with asymmetric mobile multicores

  2017cites this paper
• Evaluating the Combined Effect of Memory Capacity and Concurrency for Many-Core Chip Design

  2017influential citation
• A generic energy optimization framework for heterogeneous platforms using scaling models

  2016cites this paper
• An energy-efficient bandwidth allocation method for single-chip heterogeneous processor

  2016cites this paper
• Effect of Data Sharing on Private Cache Design in Chip Multiprocessors

  2016cites this paper
• The Effect of Temperature on Amdahl Law in 3D Multicore Era

  2016cites this paper
• A performance-aware yield analysis and optimization of manycore architectures

  2016cites this paper
• Reevaluating the overhead of data preparation for asymmetric multicore system on graphics processing

  2016cites this paper
• RESOURCE ANALYSIS OF COGNITIVE PROCESS FLOW USED TO ACHIEVE AUTONOMY

  2016cites this paper
• Application-level modeling and analysis of time and energy for optimizing power-constrained extreme-scale applications

  2016cites this paper
• Fabrication and characterization of memristive devices for bioinspired applications

  2016cites this paper
• Performance Model of Multicore Crypto Processor Based on Amdahl's Law

  2016cites this paper
• The Interplay Between Energy Efficiency and Resilience for Scalable High Performance Computing Systems

  2015cites this paper
• C2-bound: a capacity and concurrency driven analytical model for many-core design

  2015cites this paper
• Memory and Information Processing in Neuromorphic Systems

  2015cites this paper
• Optimal processor dynamic-energy reduction for parallel workloads on heterogeneous multi-core architectures

  2015cites this paper
• GP-SIMD Processing-in-Memory

  2015cites this paper
• Constrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized Scaling Models

  2015cites this paper
• Many-Core Processors Granularity Evaluation by Considering Performance, Yield, and Lifetime Reliability

  2015cites this paper
• A State-Based Energy/Performance Model for Parallel Applications on Multicore Computers

  2015cites this paper
• An empirical validation of power-performance scaling: DVFS vs. multi-core scaling in big.LITTLE processor

  2015cites this paper
• Scalable Energy Efficiency with Resilience for High Performance Computing Systems

  2015cites this paper
• Convex Optimization of Resource Allocation in Asymmetric and Heterogeneous MultiCores

  2014cites this paper
• Convex optimization of resource allocation in asymmetric and heterogeneous SoC

  2014cites this paper
• Patterned Heterogeneous CMPs: The Case for Regularity-Driven System-Level Synthesis

  2014cites this paper
• Performance scalability and energy consumption on distributed and many-core platforms

  2014cites this paper
• Generalized MultiAmdahl: Optimization of Heterogeneous Multi-Accelerator SoC

  2014cites this paper
• Applicability of Amdahl’s Law in Multisession TCP/IP Communication

  2014cites this paper
• Computer Architecture with Associative Processor Replacing Last-Level Cache and SIMD Accelerator

  2013cites this paper
• Automatic synthesis and optimization of chip multiprocessors

  2013cites this paper
• Programming Constructs for Exascale Computing in Support of Space Situational Awareness

  2013cites this paper
• Makespan-Optimal Cache Partitioning

  2013cites this paper
• Cache Hierarchy Optimization

  2013cites this paper
• Amdahl's law in the era of process variation

  2013cites this paper
• Multicasting Mesh AER: A Scalable Assembly Approach for Reconfigurable Neuromorphic Structured AER Systems. Application to ConvNets

  2013cites this paper
• Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization

  2013influential citation
• The effect of communication and synchronization on Amdahl's law in multicore systems

  2013cites this paper
• Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors

  2013cites this paper
• A SURVEY ON AMDAHL'S LAW EXTENSION IN MULTICORE ARCHITECTURES

  2013influential citation
• MultiAmdahl: How Should I Divide My Heterogenous Chip?

  2012cites this paper
• Addressing the feasibility of USI-based threads scheduler on polymorphic computing system

  2012cites this paper
• Memristors for energy-efficient, bioinspired processing

  2012cites this paper
• Analytical Models for Architectural Exploration of Many-core Chip Multiprocessors

  2012cites this paper
• Modular and scalable implementation of AER neuromorphic systems

  2011cites this paper
• Johns Hopkins on the chip: microsystems and cognitive machines for sustainable, affordable, personalised medicine and healthcare

  2011cites this paper
• Proceedings of the Annual Meeting of the Cognitive Science Society

  year unknowncites this paper