Hardware behavioural modelling, verification and synthesis with UML 2.x activity diagrams

No abstract is available for this paper.

• Publication year

  2012

• Venue

  IFAC Conference on Programmable Devices and Embedded Systems

• Publication date

  Unknown publication date

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.3182/20120523-3-CZ-3015.00028
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Model Checking

  2018cited by this paper
• Design of Digital Systems and Devices

  2014cited by this paper
• Mathematical Logic for Computer Science

  2012cited by this paper
• Model checking of Control Interpreted Petri Nets

  2011cited by this paper
• Petri nets and Activity Diagrams in logic controller specification - transformation and verification

  2010cited by this paper
• Gaps in design and tests of dependable embedded systems

  2010cited by this paper
• Generation of Deterministic MCU/FPGA Hybrid Systems from UML Activities

  2010cited by this paper
• Intuitive Mapping of UML 2 Activity Diagrams into Fundamental Modeling Concept Petri Net Diagrams and Colored Petri Nets

  2008cited by this paper
• Modelling automation systems by UML and Petri Nets

  2008cited by this paper
• Fifteen Years of Formal Property Verification in Intel

  2008cited by this paper
• The Beginning of Model Checking: A Personal Perspective

  2008cited by this paper
• Embedded System Design

  2006cited by this paper
• Design of Embedded Control Systems

  2006cited by this paper
• Modeling Formalisms for Embedded System Design

  2005cited by this paper
• UML 2.0 - overview and perspectives in SoC design

  2005cited by this paper
• Discrete, continuous, and hybrid Petri Nets

  2004influential reference
• Petri Nets for Systems Engineering

  2003cited by this paper
• A Comparison of Petri Net and Activity Diagram Variants

  2001cited by this paper
• Branching vs. Linear Time: Final Showdown

  2001cited by this paper
• Workflow process definition and their applications in e-commerce

  2000cited by this paper
• Formal methods: state of the art and future directions

  1996cited by this paper
• Petri nets and grafcet - tools for modelling discrete event systems

  1992cited by this paper
• "Sometime" is sometimes "not never": on the temporal logic of programs

  1980cited by this paper
• PeNLogic – System for Concurrent Logic Controllers Design

  year unknowncited by this paper

• Verifying Correctness of PLC Software during System Evolution using Model Containment Approach

  2025cites this paper
• Formal Verification of a Dependable State Machine-Based Hardware Architecture for Safety-Critical Cyber-Physical Systems: Analysis, Design, and Implementation

  2024cites this paper
• Information System Design at FGH Stores with Unified Modelling Language

  2023cites this paper
• A Survey on Formal Verification Approaches for Dependable Systems

  2022cites this paper
• Sistem Informasi Hasil Tani Nagari Lolo Berbasis Web

  2021cites this paper
• Pattern-based and composition-driven automatic generation of logical specifications for workflow-oriented software models

  2019cites this paper
• Model checking of reconfigurable FPGA modules specified by Petri nets

  2018cites this paper
• Context-aware and pro-active queue management systems in intelligent environments

  2017cites this paper
• Design and Verification of Real-Life Processes With Application of Petri Nets

  2017cites this paper
• Model Checking of UML Activity Diagrams Using a Rule-Based Logical Model

  2016cites this paper
• UML Support for Statecharts-Based Digital Logic Controller Design in FPGA Technology

  2016cites this paper
• A rule-based approach to model checking of UML state machines

  2016cites this paper
• Partial reconfiguration of concurrent logic controllers implemented in FPGA devices

  2016cites this paper
• Various Interpretations of Actions of UML Activity Diagrams in Logic Controller Design

  2016cites this paper
• Application of modified Martinez-Silva algorithm in determination of net cover

  2016cites this paper
• Logic controller design system supporting UML activity diagrams

  2015cites this paper
• Exact cover of states in the discrete state-space system

  2015cites this paper
• UML activity diagrams in requirements specification of logic controllers

  2015cites this paper
• UML activity diagram swimlanes in logic controller design

  2015cites this paper
• State machine components selection based on minimal transversals

  2015cites this paper
• Decomposition, validation and documentation of control process specification in form of a Petri net

  2014cites this paper
• Model Checking of UML Activity Diagrams in Logic Controllers Design

  2014cites this paper
• Weryfikacja modelowa hierarchicznej specyfikacji sterownika logicznego

  2013cites this paper