A Single (Unified) Shader GPU Microarchitecture for Embedded Systems

No abstract is available for this paper.

• Publication year

  2005

• Venue

  International Conference on High Performance Embedded Architectures and Compilers

• Publication date

  2005-11-17

• Fields of study

  Computer Science, Engineering

• Identifiers
  DOI 10.1007/11587514_19
• External record

  Open on Semantic Scholar

• Source metadata

  Semantic Scholar

• No claims are published for this paper.

• No concepts are published for this paper.

• Shader performance analysis on a modern GPU architecture

  2005cited by this paper
• Understanding the efficiency of GPU algorithms for matrix-matrix multiplication

  2004cited by this paper
• A flexible simulation framework for graphics architectures

  2004cited by this paper
• Graphics Hardware 2004

  2004cited by this paper
• Realtime ray tracing of dynamic scenes on an FPGA chip

  2004cited by this paper
• Graphics for the masses: a hardware rasterization architecture for mobile phones

  2003cited by this paper
• Texture compression using low-frequency signal modulation

  2003cited by this paper
• Editorial

  2003cited by this paper
• Delay streams for graphics hardware

  2003cited by this paper
• A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth

  2002cited by this paper
• SaarCOR: a hardware architecture for ray tracing

  2002cited by this paper
• The Imagine Stream Processor

  2002cited by this paper
• Asim: A Performance Model Framework

  2002cited by this paper
• Comparing Reyes and OpenGL on a stream architecture

  2002cited by this paper
• Ray tracing on programmable graphics hardware

  2002cited by this paper
• Fixed function pipeline using vertex programs

  2002cited by this paper
• Incremental and hierarchical Hilbert order edge equation polygon rasterizatione

  2001influential reference
• A user-programmable vertex engine

  2001cited by this paper
• Ati radeon hyperz technology

  2000cited by this paper
• Neon: A (Big) (Fast) Single-Chip 3D Workstation Graphics Accelerator

  1999cited by this paper
• Prefetching in a texture cache architecture

  1998cited by this paper
• Triangle scan conversion using 2D homogeneous coordinates

  1997cited by this paper
• The Design And Analysis Of A Cache Architecture For Texture Mapping

  1997cited by this paper
• Hierarchical Z-buffer visibility

  1993cited by this paper

• GPUpd: A Fast and Scalable Multi-GPU Architecture Using Cooperative Projection and Distribution

  2017cites this paper
• Ultra-low power render-based collision detection for CPU/GPU systems

  2015cites this paper
• Title : Integrated framework for heterogeneous embedded platforms using

  2013cites this paper
• Parallel frame rendering: Trading responsiveness for energy on a mobile GPU

  2013cites this paper
• Weighted Mean Shift Object Tracking Implemented on GPU for Embedded Sustems

  2012cites this paper
• Integrated Framework for Heterogeneous Embedded Platforms Using OpenCL

  2011cites this paper
• Co-synthesis of FPGA-based application-specific floating point simd accelerators

  2011cites this paper
• Low Power Graphics Processors

  2010cites this paper
• Application-Directed DVFS using Multiple Clock Domains on Graphics Hardware

  2009cites this paper
• Adaptive Partitioning of Vertex Shader for Low Power High Performance Geometry Engine

  2009cites this paper
• Evaluating ATTILA, a cycle-accurate GPU simulator

  2007cites this paper
• A Unified Shader Based on the OpenGL ES 2.0 for 3D Mobile Game Development

  2007cites this paper
• Physical challenges in reliable graphics hardware design

  2007cites this paper
• Algorithmes de la morphologie mathématique pour les architectures orientées flux

  2006cites this paper
• ATTILA: a cycle-level execution-driven simulator for modern GPU architectures

  2006cites this paper